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ABSTRACT 
Effects of V-groove isolation on the two-terminal D.C. 
characteristics of the metal/tunnel-oxide/n/p silicon switching 
devices have been studied. 
Experimental results.show that the switching characteristics 
of non-iso(lated devices are strongly dependent on area and the 
area-to-perimeter ratio of the device.  To carry out a systematic 
investigation of this phenomenon, devices in this study were 
isolated using V-grooves of various areas.  For a given tunnel- 
oxide thickness and area, it was found that the switching voltage, 
Vu, and holding current, I„, is essentially independent of iso- n H 
lation area.  Based on this experimental observation (I  - con- r
 \ s 
stant), a qualitative physical argument is presented which deter- 
mines the switching criterion for the device, and concludes that 
the transition from the OFF to the ON state, and vice versa, is 
solely dependent on the properties of the MIS diode; in parti- 
cular, the minority carrier concentration at the Si-SiO_ inter- 
face.  In agreement with experimental results, a decrease in 
switching current and holding current is predicted for an 
increase in tunnel-oxide thickness. 
Finally a simple two-dimensional model has been derived 
which effectively explains the variation of switching voltage 
and hoi cling current with" changes "ifTThe "p -n junction area 7 
INTRODUCTION 
1.1     THE   METAL  INSULATOR SEMICONDUCTOR SWITCH   (MISS) 
Recently,   the Metal-Insulator-_Semi conductor-Switch   (MISS)  has 
been the  focus of considerable attention.     This -device has been 
received with increasing enthusiasm because of three primary reasons: 
(i) Ease of fabrication 
(ii)      Compatibility with existing technologies  and, most  importantly, 
(iii)    Performance of a function not hitherto obtained by an easily 
integrable  device   (a bistable switch). 
'-. y.       
„,The basic structure of the MISS is  shown schematically in 
Fig.   1.1.     It  consists primarily of a semi-insulating film of silicon 
+ dioxide grown on the surface of an n-epitaxial layer formed on a p 
substrate wafer of <100> orientation, sandwiched between two 
electrodes.  Neither the choice of the semi-insulating layer, nor 
of the metal electrodes is limited to those just mentioned, and a 
wide range of materials has been investigated.  Yamamoto et al (1-1, 
1-2), who first demonstrated the switching behaviour of the J1ISS, 
used a 20-30 A tunnel-oxide (Si02) for the semi-insulating film. 
Later Kroger and Wegener demonstrated the viability of SiJN/ (1-3) 
and polycrystalline silicon (1-4). -Results of an in-depth in- 
vestigation-carried out by them,' on the effect of various other 
semi-insulating films on device characteristics is presented 
in Ref. (1-5)7 Various metals can be used as electrodes for the 
device.  Aluminum (1-1), platinum (1-1), gold (1-2), molybdenum 
2 
metal    ,AO 
semi-     ,_._• . 
insulator (5l°5) 
epitaxial 
layer(n) 
15-40A 
T 
^r 
substrate(p1') 
metal  ,    , 
contact(A" 
Fig. 1.1 Schematic of basic MISS structure under study 
(not drawn to scale). 
(1-3) and chromium (1-4) are a few examples of metals that have 
been researched thus far.  However, most of the work done to date 
has been on devices using a tunnel-oxide (20-40 A SiCO as the 
semi-insulating film and aluminum as the metal electrode. 
The MISS performs the function of an electronic switch, in that 
it exhibits two stable states, the ON and OFF states (see Fig. 1.2). 
The ratio of the resistance of the two states is "HO .  As the 
applied voltage, V., is increased negatively from zero, the device 
exists in the high impedance or OFF state.  The switching voltage, 
V , is the. maximum voltage that can exist across the device before 
the MISS switches jfrora the OFF to the ON state.  The switching 
current, I , is the current at the switching point. The holding 
current, I„,  is the minimum current necessary to sustain the device 
in the low impedance ON state.  The holding voltage, ¥„, is the 
voltage across the MISS at the holding point.  Fig. 1.2 shows a 
schematic of the I-V characteristics of a MISS. The basic circuit 
configuration in which the device is operated is presented in the 
inset. It will be noted that the I-V characteristic of the MISS is 
similar to that of a 'pnpn* (Shockley) diode0 However, there are 
important differences between the two: 
(i) The MISS possesses a higher, switching speed, measured as less 
than two nanoseconds (1-2). 
(ii)Unlike the 'pnpn' diode, the fabrication of the MISS involves 
very few high temperature processes, making it a simpler device 
to fabricate, 
(iii) The most important advantage of the MISS over the fpnpnf diode 
c 
t_ 
L. 
u 
<b I. 
u    f 
*> 
<D 
Q 
%ON7 
I V I; 
n 
metal 
y-tunnel- 
„ y      oxide 
P+ 
\ 
1 
OFF ^^ 1 
1 
f 
V. H 
Device   Voltage ,V 
Fig. 1.2  Schematic of the I-V curve of a MISS device defining 
the parameters I , V , I„ and VTT that characterize 
. K   hr~-> s' ^ s'  H     H the devxce. 
INSET:  Basic MISS structure. 
is the ease with which it can be integrated i.e- it is amenable to 
fabrication with  standard  IC technology. 
1.2    THE  MISS:  HISTORICAL REVIEW   ... 
In  the first  report  of the  switching phenomenon   (1-1),   it was 
speculated that  the formation of an inversion layer under the  oxide", 
caused by hole  injection from the substrate,   resulted in a very high 
voltage  across  the  device,   causing two electron currents  to flow: 
(a) a hot electron tunnel  current from the conduction band of the 
nSi  to  the metal   (note  that the electrons  flow from the metal  to the 
conduction band),  and 
(b) a current caused by the tunneling of electrons from the metal 
to the Si-Si02 interface states and their subsequent recombination 
with the holes present  in the  inversion layer. 
Kroger and Wegener   (1-3)   recognised the OFF state  to be a 
deeply-depleted  state in the semiconductor.     This was believed to 
be  caused by the  leaky  insulator allowing a finite  tunneling current 
to  drain  off excess minority carriers  from the Si-SiC>2  interface. 
This minority carrier tunneling through the  semi-insulator prevented 
the formation of  an inversion layer,   forcing the MISS  to remain in 
the high-impedance state. 
Yamamoto et  al. in a later publication   (1-2) postulated a surface 
feedback mechanism based on current multiplication at  the insulator- 
semiconductor interface   (1-6)   as being responsible  for the negative 
resistance behaviour of  the MISS.     Simmons  and El-Badry  (1-7) 
6 
presented  a  semi-quantitative   theory establishing  two  types  of 
switching in  the MISS:   (a)   the  punch-through mode   and   (b)   the 
avalanche  mode.     Those  devices  in which  the  surface  depletion  region 
extended  through  the   lightly-doped   (N,  <  10     cm    )  epitaxial  layer 
+ . '..■■  to  the  underlying p -n    junction,  were  recognised to-be  operating 
in the punch-through mode.     On the  other hand,  the avalanche mode 
identified those  devices  in which avalanche breakdown in  the higher 
1 ft    —^ doped epitaxial  layer  (N, >  10    cm    )  occurred before punch-through 
and was responsible  for switching. 
Most  recently, Habib   (1-8)  has  shown that  the avalanche  and 
punch-through modes  are 'two subclasses of a more general switching 
mechanism,  the Regenerative"Feedback Mechanism (RFM).    He  identified 
the  feedback  loop in terms  of the various  current  components in the 
system and eventually rigorously derived the  I-V characteristics of 
the  device.     Both types  of switching,  avalanche and punch-through, 
depend on the RFM for switching.     The key difference between the two 
modes of switching is  the manner in which each is  initiated. 
In the  avalanche device,  avalanche multiplication of the electron 
 .-1 
tunnel current, J . (see Fig. 1.3), and/or the generation current, J , 
in the high field depletion region, x^, increases the electron current 
passing across the p "^.junction, J .. This injected electron 
current is given by 
r 
-   
Jnj     =M(Jnt+Jg>> 
Va -1 
where the multiplication factor M = 1 - (rr-  )  , and 
Vbd 
l\ 
J. \ 
current flow 
• ' > 
carrier  flow 
* 
■Fm 
J pt 
i-.Mj. 
q(^Ml 
M 
 i£ 
Fn 
-^Fp* 
J 
<- 
PJ 
-^ 
Xd-' 
r 
Fig. 1.3 The avalanche mode MISS just prior to switching. 
V - voltage applied to the device, 
Vj}(|= the avalanche breakdown voltage. 
The electron current biases the p -n junction, and once the 
junction is sufficiently biased, the feedback mechanism is initiated. 
The mechanism is described in detail in Section 2."2.1.  The voltage 
at which switching occurs in the avalanche device is dependent on 
the avalanche breakdown voltage of the epitaxial layer, given by 
(1-9) 
V    - 6o'^£->3/2 A r3/4 Vbd    b0 h-.l' (^T6> 
where E is the bandgap energy and Nd is the epitaxial layer doping 
concentration. 
In the PT device of El-Badry and Simmons (1-7) however, because 
of the relatively low doping of the epitaxial layer, the surface 
depletion region actually extends (i.e. punches through) to the p -n 
junction before the avalanche voltage, Vbd, can be attained. Any 
11 thei increase in the applied voltage will reafter cause a decrease in 
the barrier potential of the p -n junction arid the same- feedback 
mechanism (of Section- 2.2.1) as in the avalanche mode of switching 
is initiated. 
Figure 1.4 illustrates the energy diagram for a punch-through 
device close to switching.  The feedback loop is established when 
the p -n junction is biased sufficiently such that a critical value 
of hole current is injected from the p substrate into the epitaxial 
arrows   indicate    direction 
of    carrier   flow 
Fig. 1.4 The punch-through mode MISS close to the switching 
voltage. 
10 
layer.  This augmented hole diffusion current, J , , will be ac- 
companied by an incremental increase in the free hole density 
p(o) at the Si-SiO interface, causing an increase in the oxide 
voltage, V  .  This increase in V  will enhance the flow of 
°   ox ox 
electron tunnel current, J  ,  from the semiconductor conduction 
nt T 
band to the metal.  This in turn causes a further increase in the 
+ 
p -n junction bias, V., which is accompanied by a further increase 
ill the hole current, J ., injected into the epitaxial layer.  In 
this manner, a positive feedback loop is established.  When the 
gain of the feedback loop is equal to unity,- the device switches. 
Two mechanisms, PT and RFM, are of special importance since the 
devices studied during the course of this work behaved as predicted 
by these two mechanisms.  Hence these two mechanisms deserve more 
attention and will be treated in detail in the next chapter. 
1.3 THE METAL INSULATOR SEMICONDUCTOR THYRISTOR 
Any mechanism that will reinforce the feedback action will 
facilitate the device switching.  Conversely, any mechanism that 
weakens the positive feedback action will tend to inhibit switching, 
Thus, electronic carrier injection (or extraction) or the 
+ 
appropriate p -n junction biasingVill strengthen (or weaken) the 
feedback mechanism i.e. reduce (or increase) the voltage required 
to switch the. device.  Desired jun"eti^Tr~b"iireTrrg—can~"be achrieved 
through a third terminal or gate which is in ohmic contact with the 
n layer via an n diffusion (see Fig. 1.5).  Since this device has 
11 
cathode (Al) 
15-40A p    /   /Si02/y  /"/, gate(Al) 
diffusion (n*) 
epitaxial 
layer^n ) 
substrate ( p*) 
anode(A!) 
Fig. 1.5 The basic three terminal MIST structure, 
(not drawn to scale) 
12 
characteristics  resembling  those  of  a  thyristor,   it  is  designa-ted  the 
£Ietat-Insulator-Seniicoaductor-Thyristor   (HIST) , 
The  MIST was   first studied by Kroger  and Wegener   (1-4), who 
t 
found that increasing the negative bias on the gnte (or increasing 
the forward bias across the junction) decreased the switching voltage 
whereas decreasing the forward bias caused the switching voltage to 
increase.  Yamamoto et al. (1-2) discovered that the switching voltage 
could be decreased with a proportionate increase in the gate terminal 
bias current.  Chik and Simmons (1-10) carried out an extensive 
investigation of the dependence :,of .the MIST I-V characteristics on 
gate bias (both current and voltage bias).  Figure 1.6a shows the 
I-V characteristics of the MIST for various values of gate current, 
I .  It is seen from the figure that the switching voltage, V , 
8 s 
decreases monotonically with increasing I . The variation of V 
8 s 
with I that they observed is presented in Figure 1.6b.. Habib and 
Simmons (1-11) have carried out a detailed theoretical analysis of 
the MIST, and the calculated I-V curves they obtained with gate 
current as parameter are presented in Figure 1.6c. This study is ' 
of particular interest because variation of the junction isolation 
area (see Chapter 4) manifests itself in a change in junction bias, 
which is what one achieves via the gate terminal of the MIST. 
1.4 THE OPTICAL MIST (OMIST) 
Just as electronic minority carrier injection enhances the 
switching action, so does optically generated carrier.injection. 
' • ■  "■'■        -13 
A 
+-» 
C 
<D 
u 
(D 
> 
Q Ig3>Ig2>Ig,>Ig=0 
Device Voltage ,V s 
Fig. 1.6a MIST device I-y characteristics. 
INSET":  Basic structure. 
(After Chik and Simmons [1-10]). 
14 
> 
<D 
U) 
O 
o 
> 
c 
o 
to 
0
   Gate Current,Iq (JJA) 
Fig. 1.6b Variation of switching voltage V as a function 
of injected gate current in the MIST device. 
(After Chik and Simmons [1-10]). 
15 
4-or 
2-0  4-0  6-0  8-0  100  12-0 
voltage, V 
Fig. 1.6c Calculated I-V curves of the MIST with 
gate current J . as parameter, 
ei   r 
(After Habib and Simmons [1-11]). 
16 
Nassibian, Calligaro and Simmons (1-12) developed theoretical 
expressions for the light induced hole current and correlated the 
experimentally observed change in the MIST switching voltage as a 
• function of incident photon flux.  They used a 150 A thick', semi- 
transparent aluminium film as the cathode so that the incidents- 
light could penetrate through the metal and generate electron-hole 
pairs in the n epi-layer.  The transmittance of the film was measured 
to be 0.15. 
The main drawback in the structure was the poor transmittance 
of the Al film, which reduced the quantum efficiency of the device. 
Adan and Dobos (1-13) recently investigated the optical dependence 
of the MISS characteristics using a 1000-2000 A thick RF sputtered 
film of SnO^ as the cathode.  The advantage of using Sn02 over Al 
-2 is that it is a highly conductive (p - 10 ficm) n-type .semiconductor 
which is virtually transparent to visible light (transmittance - 90%). 
90%) . 
1.5 TWO DIMENSIONAL EFFECTS  ' 
All the theories presented to date to explain the observed I-V 
characteristics have been based on a one-dimensional analysis of the 
device.  Other than the punch-through and avalanche models proposed 
by Habib and Simmons, there is a third model first proposed by Ya- 
mamoto et al. (1-2) and treated in greater detail by Sarrbayrouse 
et al. (1-14). In this model the switching is related to. the for- 
mation of an inversion layer at the Si-SiQ interface.  However er- 
roneous interpretation of their experimental, results led the authors 
17 
to conclusions different from those reached by Habib and Simmons. 
These anomalies have recently been explained by an investigation 
carried out by Duncan et al. (1-15). . 
In an extensive experimental study these authors have estab- 
lished that fabrication conditions, thickness of the field oxide 
employed and device geometry have a very strong effect on the 
I 
switching charactersitics of the MISS.  The experimental results 
obtained have been explained in a qualitative manner based on the 
strengthening and weakening of the regenerative feedback mechanism 
of Habib and Simmons (1-16). 
1.6  THE OBJECTIVE AND OUTLINE OF THIS THESIS 
The main objective of this thesis is to provide a two-dimen- 
sional model to explain the two-tei'minal DC characteristics of the 
MISS.  To adequately model the device, it is essential to know as 
accurately as possible the area of the p -n junction active in the 
functioning of the device.  To effectively control the junction area, 
the devices were isolated by means of self-terminating V-grooves. 
Another motivation for isolating the devices is the theoretical 
analysis of the MIST by Habib and Simmons (1-11).  The variation of 
the MISS characteristics with gate bias (or junction bias) that 
they calculated is what is effectively simulated by changing 
the V-groove area. 
An important outcome of the study of the variation of the I-V 
characteristics with changes in junction area was the experimental 
determination of the switching criterion of the MISS.  The effect 
18 
of   the  tunnel oxide   thickness,   d       on  the  DC behaviour lias also 
been  investlgated. 
To make   the  presentation  lucid,   the   thesis   is  organised  in the 
following fashion: 
Chapter 2  presents  the punch-through  and  regenerative  feedback 
theories which are  essential   to understand  the DC behaviour of thG 
devices under study.     Observed perimeter-to-area ratio effects on 
the. I-y characteristics  of the MISS are presented and the  trends 
explained on the basis  of the RFM. 
Chapter  3 presents  the procedure employed to fabricate the 
devices  and the experimental  technique used to measure  the DC I-V 
characteristics  of the MISS. 
Chapter 4 presents physical arguments to explain the observed 
two-terminal DC behaviour of the isolated MISS and establishes..the 
switching criterion for the device. 
Chapter 5  details  the  two-dimensional model used in predicting 
the variation of device parameters with changes  in oxide  thickness 
and junction area. 
Chapter 6  presents  the  conclusions  that may be  drawn from the 
discussions  in the preceding chapters  and design  criteria for the 
device are developed, based on these discussions. 
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CHAPTER 2 
In this chapter the DC theory essential to understanding the 
MISS is presented.  The class of devices this theory models is 
those that do not depend on carrier multiplication in the surface 
depletion region to initiate the positive feedback mechanism (see 
section 1.2 for'a simple treatment of avalanche devices).  From 
now on we will refer to all such devices (i.e. other than avalanche 
devices) as punch-through devices.  However, there are two sub- 
classes of the punch-through device: 
(1)  the "ideal" punch-through device in which the surface deple- 
tion region extends through the epilayer to the junction depletion 
region before the positive feedback mechanism is initiated, and 
(ii) the "non-ideal" punch-through device in which the regene- 
rative feedback is high enough to initiate switching before the" 
surface depletion region punches through to the junction depletion 
edge. 
Both these classes of devices will be dealt with separately 
and the arguments presented and used to explain, qualitatively-, 
the area dependence of the MISS current-voltage characteristics. 
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2.1     THE   IDEAL   PUNCH-THROUGH  MISS 
2.1.1     High   Impedance   Characteristics 
The  switching mode  of  the metal-insulator-n-p     structure  is 
with  the  metal  biased negatively with   respect   to   the   p     substrate. 
This   effectively   reverse-biases   the  MIS   diode   into   deep-depletion 
and forward-biases   the  p -n junction.     As   the  bias  on  the  metal 
electrode  is   increased  negatively,   the  depletion  region under the 
oxide  grows   toward the  p -n  junction.     Electron-hole pairs   are 
generated  in   the  depletion  region,   the  electrons  being swept   towards 
the  p -h junction and holes   towards   the  Si-Si02  interface.     The 
electron-hole  pair generation  current  I     is   depicted  in Figure  2.1a. 
o 
It is worthwhile to note that if the oxide were impervious to holes 
(i.e. a thick-oxide (^1000 X) MOS capacitor), the generated holes 
would accumulate at the Si-Si02 interface, causing the n-Si to invert 
This would limit the depletion width, X,, to a maximum corresponding 
to a surface potential ^  = 2<f> .  However, as the insulator is leaky, 
holes pass through the oxide at the rate that they are supplied to 
the interface; hence, the n-Si goes into deep-depletion (Fig- 2.1a). 
For the typical values of generation lifetime encountered .7 
—fi 
in bulk epitaxial silicon (vLO Sec), the generation current is 
negligible compared to the magnitude of the OFF state current 
normally observed.  The primary electron current flowing in the 
system is the electron tunnel current, I  , composed of electro ns 
flowing from the metal to the conduction band of the n-Si.  This 
current dominates I and will be shown in Section .2.2.1 to be the 
g 
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Fig?- 2.1a  The MISS in "the OFF state with component currents 
INSET':  Basic circuit configuration for the MISS.. 
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triggering current component which initiates the RFM leading to 
switching. 
However, the "ideal" punch-through device, by definition, is 
one in which.the surface depletion region necessarily has to punch- 
through before the switching process is initiated and so more insight 
into device operation is gained through the voltage rather than the 
T  ■ 
current equations. . 
The voltage, V,.across the device is'given by . 
V
'-    *MS  +Vox+^s   +Vj    • ■ <2'l> 
The MISS is normally in the configuration shown in the inset of 
Figure 2.1a, where IL is the load resistor used to limit the 
current through, the device. . ' 
The applied voltage, V., is given by 
VA = V + VR (2.2) 
where V is the voltage across. R, . 
In the OFF state, the current through the device is limited 
by the reverse biased MIS diode.  The device exhibits a very high 
dynamic impedance in the OFF state (^10 ft); hence the increase in V 
            ■ ■■   ox 
and V- needed to accommodate the small increase in current is 
negligible compared to the gate voltage, V.  These arguments apply 
only-after flat-band (.see Chapter 4 for details), when any increase 
in the gate voltage, V, is absorbed in the surface depletion region. 
Hence, eqn. 2„1 may be rewritten as 
25 ....  . 
V    =    K + 4>a (2.3) 
where K is a constant, of the order of 1-2V, which incorporates the 
effects of <J>Mc» V and V- (see Chapter 4). The surface potential, 
ty   ,   is   related   to   the  depletion width,   X,,   given by   (2-1) 
S . Q 
2e \\i     , 
Xd -  (-^)! (2.4) 
Hence V can increase to a maximum value corresponding to the case 
> 
when the depletion region extends up to the depletion edge of the 
+ p -n junction, or equivalently, 
X,    = X  . - W. (2.5) d        epi   i 
max      r    J
where X     •   is   the  epilayer  thickness   and W.   is   the   -junction  depletion 
epi J 
width. 
Using eqns. 2.3 and 2.4 the following relation for the maximum 
voltage VpT than can be sustained across the MISS can be derived as, 
VPT  -  K + V 
max 
qN,(X  .- W.)2 
- K--d ^  J  - (2.6) 
s 
Any extra voltage, AV, above VpT, applied to the gate will cause a 
Schottky lowering of the p -n junction barrier potential, V, • (2-2), 
and an attendant increase in current.  This sudden increase in the 
current across the device is what triggers the switching mechanism,, 
leading to the observed negative.resistance in the MISS I-V charac- 
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teristic.  The physical processes responsible for the negative 
resistance behaviour are explained in the following section. 
2.1.2 The Negative Resistance Region 
As stated in the previous section, at sufficiently high bias 
(V=VpT), the depleted section of the epilayer reaches through to the 
p -n junction.  Any further increase in the gate voltage will appear 
across IL. , the p -n junction and V 
J_i ox , 
Consider a small incremental voltage increase, Av, beyond Vg. 
Assume also that all the voltage increase appears across L.  Hence, 
the current flowing through the MISS is given by 
V - V 
1
 *  5-^ (2-7> 
In the OFF state, the current I ff, was typically around 10 - 
10  A (depending on device area). , Now, however, for V - V  = 0.1V r
    
&
•    »       ' max 
and R_ = 1KQ, 
I  - °4 - 10"4A 
10 
which is very much greater than I f(-.  This current flows into the 
ice, across the oxide and p' -n junction.  However, the voltage 
p across the resistor is a linear.function of I, whereas the 
voltage drop across both the oxide and the p -n junction depend  
logarithmically on I.  Hence the initial assumption of most of the 
voltage increase being absorbed across R.. after punch-through is 
27 
~y 
* *..•• 
justified.  The above empirical argument further strengthens the 
statement that V  as defined by eqn. 2.6 is truly the maximum 
voltage that can be sustained across the device. 
After punch-through, any incremental voltage AV causes a 
Schottky lowering of V  causing a sudden increase in the injected 
hole current I . from the p  substrate towards the Si-SiO„ inter- 
PJ 2 
face (see Figure 2.1b).  Just prior to punch-through the voltage 
across the tunnel-oxide was just enough to supply the small OFF 
state current.  Hence the sudden increase in the rate of holes' 
reaching the interface (or equivalently, the sudden rise in-X .) 
cannot be accommodated by the oxide, i.e. the holes reach the 
Si-SiO  interface faster than the existing oxide voltage can 
drain them.  This causes an increase in the hole concentration at 
the interface p(o), and an attendant increase in V  .  This in 
turn increases the electron tunnel current, which further biases 
the p -n junction, causing a larger I . to flow.  The build-up 
of holes causes a redistribution of voltage across the device.  The 
4 
depletion region starts collapsing, the decrease 
in surface potential being taken up by the oxide, the p -h junction 
and IL .  However, because of the exponential dependence of current 
on V  and V., very small changes in V  and V. can accommodate OX      J ox  .   J 
large changes in current.  Hence, most of the voltage drop across 
the device caused by the shrinking depletion region is absorbed 
in the series resistance.  This voltage decrease across the device 
accompanied by an increase in current leads to the negative resis- 
28 
arrows     indicate       direction 
of '     carrier      flow 
1
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Fig. 2.1b  The MISS at punch-through with component voltages 
and currents. 
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tance characteristic observed and the deyice switches.  The voltage 
at which switching occurs is hence the PT voltage, 
^
Nd(Xepi- V2 vs = VpT * K H__i_ (2.6a) 
s 
2.1.3 Low Impedance ON State 
During switching, the depletion region keeps collapsing and 
tp continuously decreases. This contraction stops when ij> reaches 
the equilibrium strong inversion value (2-3), 
EG 
*s  = 2K  = 2{Ji~   (Ec-EFn)} •        (2'8) 
Figure  2.1c shows   the energy band diagram of  the MISS  in  the ON  state 
i.e.   with tp     -  2cj>   .     During switching,   the  current was   limited by 
la 
the rate at which holes could be transported through the oxide.  In 
he ON state however, the field across the oxide is large (>10 Vcm ) 
and the oxide can be considered essentially transparent to electrons 
and holes.  Hence in this regime of operation the current through the 
device is limited by the p -n junction and R, . 
The holding voltage, V™, which is the minimum voltage required 
to keep the device in the ON state, is given by 
VH  =  *MS + Vox + 2*n_rVj <2-9> 
In  the  low-impedance  state,   the  p -n junction  is  fully  turned on, 
i.e.   V. = 0.5V   (see  Chapter 5).     Also q^     = 2<j>     = 0„47 eV for a doping 
J s n i , . 
14    -3 . 
concentration N,  =  10     cm     .     Assuming that   the   tunnel-oxide  thickness 
a " 
d „, is 30 A* and the oxide field, e  , is 10 Vcm  , then the oxide 
ox' '  ox 
voltage, V. is given by        30 
Epm^ 
qV 
V 
qvc ox 
•I nt 
kq%= 2<t)n 
Fig. 2.1c The MISS at the holding point with component curre'hts 
and voltages. 
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V   = e  .d   =  30 x 10  x 10  = 0.3V 
ox     ox ox 
Hence V„ is of the order of 
V„ = 0.3 + 0.5 + 0.47 + 0.34 -     1„8V 
n 
It is also important to note that in the ON state, the I-V charac- 
teristic is determined by the p -n junction.  In other words, it is 
almost identical to the familiar forward bias characteristic of a 
p -n junction with a voltage displacement due to ^  and V 
2.1.4 The Switch-Off Mode 
When the voltage across the device in the ON state is reduced, 
the current flowing through the device decreases.  The decrease in 
the device current necessarily implies a decrease in the injected 
hole current, I ., from the p  substrate to the Si-Si0o interface. 
PJ .   >X 2 
When the rate of hole supply to the silicon surface drops below a 
critical value, i.e. I<IH> then the existing voltage across the tunnel 
oxide drains the holes from the Si-Si0„ interface faster than they are 
supplied by the p -n junction.  The reduction of hole charge at the 
interface reduces the oxide voltage, which in turn reduces the 
electron tunnel current, I .„• The reduction in I . lowers "the bias 
, *     nt nt 
+  
L
~
r / 
across the p -n junction which causes a decrease in I ..  This 
negative feedback mechanism drains all the inversion charge from the 
Si-Si0„ interface, causing the depletion 'region to expand and the 
l 
device reverts to the OFF state.  Alternatively, the voltage drop 
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across R_. , V. and V  decrease now appearing across <J* .  Furthermore, 
Li    J        OX s 
the  current  is   again  limited by  the   reverse-biased MIS  diode  and not 
the p  -n  junction or the  load resistor. 
El-Badry  and  Simmons   (2-4)   have  shown  that  there   is  excellent 
correspondence  between  the  predictions   of  the  "ideal"  PT  theory  and 
the  observed behaviour of MISS  devices   fabricated  on n  epilayers   of 
relatively  low doping   (^10    -10       cm    ). 
2.2     THE   "NON-IDEAL"  PUNCH-THROUGH MODE 
As  stated earlier the  class  of devices  that  switch before  the 
surface  depletion  region actually  extends   up  to  the p -n  depletion 
edge,   are  said  to be  operating  in  the  "non-ideal"  punch-through 
mode,  i.e.   V    < V™. 
s r 1 
2.2.1 The Regenerative Feedback Mechanism (RFM) 
Consider a MISS biased in the same manner as shown in the 
inset of Figure 2.1a, i.e. the metal biased negatively with re- 
spect to the p substrate, effectively reverse' biasing the MIS 
diode and forward biasing the p-n junction.  The feedback JLoop 
inherent in the system is established as follows:  Let the 
voltage drop across the p -n junction, V., be incremented by a 
small amount.  Extra holes are thus injected from the p  region 
to the Si-Si0? interface.  If the hole current is tunnel- 
limited, a build-up of the inversion charge takes place with 
a concomitant Increase in the voltage drop across the in- 
* ■   • ■ 
sulator, V  , and, hence, in the electron-tunnel current, 
ox 
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I t-  The augmented I  flows across the p+-n junction turning it 
still further on.  The feedback loop is- thus a regenerative one. 
Whether the process carries on until the device switches from the 
OFF to the ON state, or a steady state is reached in the OFF state 
itself is dependent on the strength of the RFM... In particular, Habib 
and Simmons (2-4) have identified the criterion for switching to be 
when the open loop gain (G) of the device equals unity where G is 
defined as follows, 
AI
 , 
G    =   nt G
    ATT 
rj 
= 1 at switching. 
where AI  = incremental change in electron tunnel current, and 
AI . = resultant change in-junction recombination current. 
The negative resistance region as explained by the RFM is the subject 
of discussion in the next section. 
2.2a2 The Negative Resistance Region 
Consider  the  feedback  loop AI  fc    ->- AI   . '-*- AV.  -> AI   .   (-AI   .)-> 
ntj^    rj    j    pj    pt 
Ap(o) -> AV    -> AI      , where AI .  is the initial increment in 
^       ox       nt„    '        nt^ 
I . and AI   is the increase in I ^ subsequently caused by the 
nt      nt2
nt
. 
increase in the oxide voltage.If AI_  is less than AI   , then the 
nc2 1 
system tends to achieve a steady state in the OFF state itself, with 
the increments in I . caused by the regenerative feedback loop swiftly 
decaying to zero.  However, if the increase in electron tunnel current, 
34 
y 
Al  ^   ,   caused by  the  RFM is  larger  than  the  initial  increment AI  _ 
nt' J ° nt. 
then a"run—away"   increase  in  current   fuelled by the  RFM occurs, 
increasing the voltage  drops   across  R_    (V )     the  tunnel-oxide   (V    ) 
Li   K OX 
and the p -n junction (V•).  Since this voltage redistribution occurs 
at a fixed applied voltage (V.), the voltage across the device, V, 
has to decrease to satisfy the voltage relationship across the de- 
vice.  This decrease in V accompanied by an increase in current 
gives rise to the negative resistance behaviour observed.  The de- 
crease in the voltage, V, across the device is manifested in a 
decrease in the surface potential, ty  , the electrons necessary to 
i 
fill the donor states being supplied by I  . 
Summarising, switching occurs when Al    is greater than 
Xl L. t-\ 
Al   .  Neglecting recombination in the neutral epilayer one can 
write the following series of equations to derive the open loop gain 
of the system 
Al    - "AI . 
nt1      rj 
Al    = AI . 
Pt       PJ       . 
Al
nt2 
■7=  = G  , the gain of the oxide AI .      ox'    & 
pt ■ - 
AI . 
Ay    
=
 G., the gain of the junction 
rJ     AI  ^ AI 
nt2 nt_ 
G
    
=
    AI ,.       = AI   . nt. rj . * 
= 1  at  switching. 
The switch-off mode is"identical  to the mechanism explained in 
Section 2.1.4. 
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2.3    TWO-DIMENSIONAL EFFECTS 
The  punch-through  theory  and  the more  rigorous   regenerative 
feedback  theory  of Habib   and   Simmons   (2-4)   adequately explain  the 
observed  I-V characteristics  of  large  area MISS  devices   (>100 x 
2 lOOum ).     However,   as  the  tunnel-oxide  areas  get progressively 
s 
smaller the MISS characteristics cannot be explained by either 
of the above models.  The primary reason for the strong area 
dependence of the MISS characteristics is that as the device 
dimensions become comparable to the epilayer thickness current 
fringing plays a dominant role in determining device behaviour. 
Neither of the above-mentioned models take such two-dimensional 
effects into account,and thus cannot account for the strong area 
dependence of the MISS I-V characteristics. 
The following section will deal exclusively with explaining 
the variation of device characteristics with area. 
2.3.1 The Effect of Device Area 
To study the two-dimensional nature of the MISS, devices 
were fabricated on materials with the following specifications: 
Material: n epitaxial on p substrate 
Crystal Orientation:   <100> 
14   -3 
Epilayer resistivity:   10.8 Qcm (N, = 42x10   Cra ) 
... 19     -3 Substrate resistivity: ^0.005ncm   (N =: 10      cm ) 
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# 
The   field oxide employed was   a V5000 A    Si02   film,   thermally 
grown in wet  oxygen  at  1100 C.     The  tunnel-oxide was   grown at   700 C 
in  dry oxygen  for  6 minutes.     The   tunnel  oxide  areas were  160 x 
2 2 2 2 2 160ym , 100 x 100 urn , 80 x 80 ym , 40 x 40 urn and 20 x 20 ym . 
Aluminium was the metal used for both the gate electrode and the back"" 
contact. Details of the fabrication techniques employed are presented 
in Chapter 3.3. 
The DC characteristics of the devices differed substantially 
from one device area to the next.  Whereas the largest area device 
2 
Al, (160 x I60ym ) switched at the low voltage of 3.5V (see Figure 
2 
2.2 ), the smallest area device, A5 (20 x 20ym ) did not show any 
switching behaviour at all (Figure 2.2).  It is also apparent from 
Figures 2.2     that the switching voltage of the devices monotoni- 
cally increased as the tunnel oxide area decreased.  This, we postu- 
late, is due to the increased current fringing which occurs in 
I   smaller dimension devices. 
In Figure 2.3 a small tunnel oxide area device is shown 
schematically just prior to switching.  The fringing effects are 
included as current lines intercepting an effective p -n junction 
area A..  This effective junction area is larger than the tunnel 
oxide area, A , by the additional fringing area, Af»  Or, equi- 
valently, 
A.  = AQx +'Af (2.10) 
.37 
0-1      -2  . -3     -4     -5    -6     -7     -8    -9 
Device   Voltage   (V) 
Fig. 2.2  I-V characteristics of the MISS illustrating the 
effect of device area on device behaviour.  The 
tunnel-oxide areas are 
■ Al 160 x 160 um 
/ 
A2 100 x 100 um 
A3 80 x 80 ym" 
A4 40 x 40 ym^ 
A5 20 x 20. um" 
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It is important to note that the extent of fringing is dependent 
mainly on the doping concentration, N ,, in the epilayer and the 
diffusion coefficient, D , of electrons, which are both constant 
' n ' 
for all the devices.  Hence the fringing length is essentially 
constant from one device to the next. 
The electron tunnel current, I . , is dependent on the 
*  nt'     r 
tunnel oxide area, A .  Hence, as the device area decreases, the 
tunnel current I  also decreases.  Neglecting recombination in the 
neutral epilayer and the electron diffusion current across the 
junction (see Chapter 4 for details), I  is essentially absorbed 
in the p -n junction as a recombination "current.* Equivalently, 
*nt " *rj t
2
-
1
" 
Hence the reduction in I . is equivalent to a decrease in I .. 
nt    ^ rj 
Furthermore, I . is related to the bias, V., across the junction by 
(2-1) 
qA.n.W.     qV. 
I  =  J x J  exof—i) 
rj     7X1 Xp4kT.; 
where A. ^ A  "+ A_ j   ox   f 
W. = the p -n junction depletion width 
and  x, = the recombination lifetime in the p -n junction. 
For small area devices (A << A,-) , A. remains essentially 
ox   f' '  j J 
unchanged from one device to the next.  Hence the decrease in I . 
cannot be accounted for by the insignificant change in A-.  It 
40 
therefore has to manifest itself in a reduced bias across the 
junction.  This decreased bias will weaken the RFM.  Since the RFM 
is weakened, the gate has to be biased more strongly negative for 
the open loop gain to become unity, i.e. for the device to switch. 
In other words, the smaller the device area, the weaker is the RFM 
.and hence higher the switching voltage, V , to a maximum of V - Vp™. 
However, if the devices are sufficiently small, the RFM will 
be weakened to the point when the gain of the feedback loop can never 
reach unity which is necessary for switching (see section 2.2.2). 
Hence even after punch-through the MISS will remain in a deeply 
depleted  state with the increase in current being mainly due to 
recombination, preventing the gain from ever reaching unity and thus 
not allowing the device to switch (device A4, Figure 2.2 ). 
The above arguments adequately explain the area dependence of 
the device switching characteristics which are presented in Figures 
2.2. 
2.3.2 Perimeter to Area Ratio (FAR) Effects 
Even though not Explicitly stated, intrinsic in the arguments 
presented in the previous section is the fact that as the area of 
the devices decreased,  the PAR of the devices increased, as is 
apparent from-the following relation, 
4 (A )*     . 
PAR - ~J2-  . i_^ 
" 41 
Hence the switching voltage, V , of a device with a particular 
tunnel-oxide thickness, d  , increases as the PAR increases. 
'  ox' 
To identify that this indeed was the case, a set of devices 
(B1-B5) was fabricated on the same material as devices A in the same 
run, with the same tunnel oxide thickness.  The area of these devices 
2 
was kept constant (160 x 160ym ) but the PAR was varied as listed 
below 
Device Device       ? PAR_i 
No. Dimensions   (ym ) (um    ) 
Bl 160 x  160 0.025 
B2 320 x    80 0.032 
B3 510 x    50 . 0.044 
B4 850 x     30 0.069 
B5 1280 x    20 0.102. 
The  I~V characteristics  of these  devices   are presented  in Figure  2.4, 
It  can be  seen that   for devices with  constant  area  and identical 
tunnel  oxide  thickness,   the  switching voltage  does   indeed increase 
with  increasing PAR  (indicative  of a weakening RFM)   until  device   • 
B5 which  does  not  exhibit   any  switching behaviour.     This   trend is . 
what was predicted  from the  preceding arguments   and  demonstrates  the 
need  for  a comprehensive  two-dimensional  model   to  adequately predict 
the behaviour of small  area devices. 
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Fig. 2.4 I-V characteristics illustrating the effects of 
increasing tunnel-oxide perimeter for the 25,600 .ym 
area device: (Bl) -640 ym, (B2) 800 ,ym, (B3) 1120 yri, 
(B4) 1760 ym and (B5) 2 600 ym.' 
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CHAPTER 3 
EXPERIMENTAL  TECHNIQUES 
In  this   chapter  the  processes  used  to   fabricate  the MISS  devices 
characterised during  the   course  of this work  are  described  in detail. 
The  device  structure.fabricated  is  shown  in cross-section in Figure 
3.1a  and  the  plan  view in Figure   3.1b. 
The  devices were  fabricated on  two batches  of silicon  epitaxial 
wafers with the  following specifications: 
(i)     n-epitaxial  material  of starting thickness   7.4um and  resistivity 
10.8Rcm grown on  a p  <100>  substrate  of  resistivity 0.005-0.Olficm 
(Batch   'X'). 
(ii)   n-epitaxial material  of starting thickness  9.7um and  resistivity 
18.0£fcm grown on  a p  <100>  substrate  of resistivity 0.06-0.12ftcm 
(Batch   'L'). 
Besides   fabrication,   also  described in  this   chapter is  the 
experimental  set-up  used to make   the DC current-voltage measurements 
of the MISS. 
3.1     FABRICATION PROCEDURE 
3.1.1    Masking Oxide  Growth 
The wafers were  given a standard RCA pre-furnace  clean   (3-1). 
The  details  of  this  process   are   listed in Appendix A.   The masking 
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JZZ//Z4- 
Fig.   3.1a     Cross-sectional view of   the   isolated MISS   structure, 
tunnel-oxide   region 
Fig. 3.1b Plan view of the isolated MISS structure. 
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oxides were thermally grown in a resistance-heated single-walled 
quartz tube in an ambient of wet oxygen under the following con- 
9 
ditions: 
Furnace   temperature: 1100 C 
Water temperature   (bubbler) : 95  C 
Oxygen  flow rate: 1   £/min 
Oxidation  time: 10 mins. 
These  conditions  provided an oxide   thickness  of approximately 
2500 A,   which was  sufficient   to mask,  against  any phosphorous 
diffusion during deposition  and  drive-in   (3-2). 
3.1.2    Phosphorous  Deposition 
The  regions   for phosphorous- deposition were  defined using the 
photolithographic  techniques   listed in Appendix B.     The  oxide was 
etched  from these  regions  in a  solution of buffered HF,   comprising 
a mixture  of HF reagent   (49%).and NH.F reagent   (40%),   supplied by 
Ashland Chemicals.     The photoresist was   removed by boiling  in acetone, 
The wafers were  then  cleaned by process  A.     Next,  phosphorous 
pre-deposition was   carried out  under the  following furnace  conditions: 
Furnace   temperature:       950 C 
Furnace  ambient: N- 
N„  flow rate: 1   £/min. 
Phosphorous  source: Grade  PH-1000 Planar Diffusion  Source 
(Carborundum) 
Deposition time: 20 mins. 
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Four-point-probe  measurements made  on  a  test wafer  diffused  at   the 
same   time   gave   a   sheet resistivity value   of approximately   20^/D  . 
This agreed very well with  the data  sheets  supplied by  the Car- 
borundum Company.     Immediately after  the deposition,   the drive- 
in was  done  at  1100°C  in 0„   (flow rate 1 £/min)   for  10 mins.     All 
the oxide was  then  stripped off  in a  30%  HF  solution. 
3.1.3    V-Groove Etching 
After etching  the masking oxide,   the wafers were  rinsed in DI 
water and a masking oxide  for the V-grbove  etching was  grown under 
the  same  conditions  as  described  in  Section  3.1.1..The  V-groove  areas 
were  defined photolithographically   (Appendix B)   and the  oxide was 
etched from  these  regions  in buffered HF. 
-4    2 2 Four V-groove   geometries were  used:   0.64  x 10     cm     (80  x 80um ), 
10     cur-   (100  x lOOym ),   1.9 6  x 10     cm     (140 x  140ym )   and 4.8 x 10 
2 2 
cm     (220  x 220um ),   designated as   devices A,   B,   C  and D  respectively. 
A control  epitaxial   device  was   also prepared on  the  same  slice   (which 
was  not   isolated),   labelled  the N  device. 
The  V-grooves were  fabricated using an anisotropic etching 
solution  composed of  40 gms.   of K0H,   60 ml  of DI H„0  and 100 ml  of 
propanol.     The  temperature  of  the  etch was  maintained  at 65 C.     Etch-. 
ing occurs   along  the  <100> planes  of silicon,   resulting  in  the 
formation of  an effectively  self-terminating V-groove with  the 
sides  oriented at  an angle of54.7    with  the  surface.     Since 
amorphous   SiO    is  etched by  the solution at  a much  lower  rate  than 
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<100> silicon, a relatively thin (500-1000 A) layer of oxide can 
act as a mask for the etching procedure.  The direction of the 
V-groove must be aligned parallel or perpendicular to the <110> 
direction, on the surface of the slice.  The depth to which the 
groove extends is determined by the width of the oxide window. 
The depth, d, is approximately 0.71 times the width, w, of the 
silicon'surface exposed to the etchant, i.e. 
d =  (|) tan 54.7° r 
A schematic of  a V-groove   in  cross-section,   defining the  parameters 
d and w  is  shown in Figure   3.2. 
After the V-grooves were etched,   the masking oxide was   removed 
in a solution  of  30% HF. 
Note:     The  V-groove  etch  also etches  'Wu from the back of the  silicon 
wafer,   effectively removing  the  junction formed by phosphorous 
diffusing  into  the back.     Hence   the need for  a separate  process  to 
remove   the  junction  is  eliminated. 
3.1.4     Pattern Definition  for Tunnel-Oxide Areas 
Following  the etching of the  masking oxide,   the wafers- were 
given  a pre-furnace   clean   (Appendix A).     A field  oxide  of thickness 
V5000 A was   then thermally grown on  the wafers  under the  same Fur- 
nace  conditions  as  detailed  in Section  3.1.1 except  for an increase 
in  the  oxidation  time  to  40 mins.     It  is  essential   that   the  field 
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<100> plane 
<1ll)> plane 
0 = 54-7 
Fig. 3.2  Schematic of a V-groove defining the depth d, and 
width w of the groove. 
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Qss 
oxide be thick enough to give flat-band voltages (V  = <j)  - ——) 
r B MS   C 
ox 
greater than the punch-through voltage of the device.  This is to 
prevent premature switching of the device triggered by inversion 
under the field oxide, before the onset of positive feedback of 
holes from the p  substrate.  A detailed study of the effect of 
field oxide fabrication conditions on device switching has been 
carried out by Duncan et al. (3-3).  Test MOS capacitors fabricated 
during the same run yielded flat-band voltages of .VL8V, much larger 
than the punch-through voltages of both the X(V  ) =  6 V) and theL 
devices (VpT =10.5V). 
While photoresisting the V-grooved surfaces, it was noticed that 
spinning the photoresist at the conventional 4000 rpm caused the 
resist to thin at the edges of the V-groove and even completely 
break in some cases.  To improve the adhesion the photoresisting 
procedure (B) was altered in three ways: 
(i)  After field oxide growth the wafers were baked in a single- 
walled quartz tube furnace at 700 C in dry 0  (1 Jl/min) for 15 mins. 
This treatment removed most of the water from the oxide surface 
that may have remained after the wet field oxide growth.  It is 
well established that even traces of water (in particular OH ions) 
on the wafer surface causes a drastic degradation in the adhesion 
properties of the resist.  The post-oxidation "drying" just 
described improved the adhesion of the photoresist   dramatically, 
(ii)  The photoresist spinning speed was reduced to 2000 rpm.  This 
resulted'in a thicker film of photoresist over the wafer.. Conse- 
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quently,   the   thinning of  the   film that   results   at  the  V-groove  edge 
did not  lead  to  a break  in  the   resist   as  seen before with  films  spun 
at  4000  rpm. v 
(iii)     Because  of the  increase  in  resist  film thickness,   the  exposure 
time was  increased to 45  sees  to ensure  that  the  full   depth of the 
resist  film was  exposed. 
Finally,   the  oxide was  etched away  from the  desired areas  in 
buffered HF and  the photoresist  removed by boiling in acetone. 
3.1.5    Tunnel-Oxide  Growth 
After etching the  oxide,   the wafers were  given  a standard pre- 
furnace  clean (Appendix A)  with  the  following variation.     After boiling 
in  the peroxide-HCl  solution   (step  IV),   the wafers were  rinsed in DI 
water and then blown dry in N„,   prior to  the  final HF etch. 
Secondly,  before  growing  the  tunnel-oxide,   the.wafers were baked in 
dry N„   (1  Jt/min.)   at  700 C  for 10 mins.   in a single-walled resistance 
heated quartz tube  furnace.     These  two processes  were  found to be 
essential  in  the  fabrication  of satisfactory switching devices  with 
reproducible   characteristics.   - 
The  first process  ensures   that   the  thin oxide  grown  during the 
peroxide   cleans,  over the  regions   defined for tunnel  oxide  growth 
was  completely  removed by  the  final HF etch.     Hence.,   a fresh  silicon 
surface   (save native  oxide)  was  exposed  for tunnel-oxide  growth. 
The main purpose  of  the N„  bake-out was   to  remove  residual 
water from the wafer surface  after the  DI water rinse.     Traces  of 
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water can critically affect the oxidation rate of the silicon surface 
especially when the oxide thickness is of the order of 20 A.  Hence, 
to have any control on the oxidation rate the silicon surface must be 
absolutely dry, and the N~ bake-out seemed to accomplish the purpose 
satisfactorily.  However, there were no detailed studies carried out 
during the course of this work to determine the exact effect the N~ 
treatment had on the silicon surface. 
The tunnel-oxide growth was done in a single-walled resistance 
heated furnace in dry 0~.  The furnace conditions employed for the 
tunnel-oxide growth are listed below. 
Furnace temperature: 
Ambient: 
Flow rate: 
Oxidation times: 
700°C 
dry 02 
1 X/min. 
6 mins. X3; L3 
8 mins. X4; L4 
12 mins. X4; L5 
3.1.6 First Metallization 
In  order to  obtain  reproducible  switching  characteristics, 
immediately  after the   tunnel-oxide  growth,   the wafers  were  loaded 
in  a vacuum deposition  system f.or  aluminium deposition 'of  the   cathode 
electrode  of  the MISS  device.     However,   as   the metallization was 
done  immediately  after the  tunnel-oxide  growth,   a  thin  oxide  also 
covers—the— Gontaet-hole—reg-ions—crf—the^n—dirffusion.     Herrcev-the 
oxide has   to be  removed and another layer of  aluminium deposited 
to obtain  good ohmic  contact.     Thus,   two metallizations  are necessary 
53 
for the final fabrication of the device. 
The aluminum used for evaporation was of 99.999% purity. 
Prior to loading into the filament the aluminum was cleaned using 
process C.  Filament evaporation was the technique employed and 
the metallization was performed at a pressure of ^10  torr. 
The resultant Al film thickness was ^5000 A. 
3.1.7 Removal of the Thin Oxide over Contact Holes 
—■—    i ■ i -  ...  ■     i      , - .—      ■'   ■ — ■  v 
Immediately after metallization, the wafers were photoresisted 
in a manner similar to that described in Section 3.1.4.  Aluminium 
was etched away from the contact hole areas by dipping the wafers 
in PAN etch, which was maintained at a temperature of 45 C.  The 
composition of the etch is presented below.  The percentages by 
volume are 
Phosphoric acid:   80% 
Acetic acid:       5% 
Nitric acid:       5% 
DI water: 10% 
The  phosphorous  pre-depositiqn mask was*used for exposing the n 
areas   to  the PAN etch.     After  the Al  etch  the wafers  were  rinsed in 
DI water and then etched  in  10% HF for  10  sees   to  remove  the  tunnel- 
oxide  grown over  the  contact  areas.     This  fetching was  monitored 
_Jfjm.m_the_b_Ja.ck_of_th.e_wafex Cwhich-^also—has^a  layer—of—-tunnel-oxide) 
and  is   complete when  the back  surface  becomes  hydrophobic. 
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3.1.8 Second Metallization and Electrode Definition 
After the HF etch, the wafers were rinsed in DI water, then 
boiled in acetone to remove the photo-resist and a second layer 
of aluminium evaporated in identical fashion to the process 
described in Section 3.1.7.  Photoresist was applied to the wafers 
immediately after the evaporation, and the electrodes defined 
using the mask for the final electrode patterns.  The aluminium 
etching conditions were the same as in the previous section. 
After removal of the photoresist by boiling in acetone, Al 
was evaporated (Section 3.1.7) onto the back of the wafers to 
provide a good ohmic contact. 
The complete fabrication procedure is presented as a flow- 
chart in Figure 3. 3. 
3.2.  MEASUREMENT TECHNIQUE 
The D.C. two-terminal I-V characteristics of the MISS were 
obtained by applying a very slow voltage ramp (0.005 V S  ) to the 
device via a HP 3310B function generator. A load resistor IL=90Kfi 
was kept in series with the device to limit the current in the ON 
state.  The measurement configuration used is shown in Fig. 3.4. 
The voltage across the device was measured using a Keithley 
14 616 digital electrometer with an input impedance R.  = 10  ft.  The 
high input impedance ensured that the electrometer would not 
»6- 
shunt the MISS in the OFF state (R ctl  -  10 ft) and hence lead to Oil 
erroneous measurements.  The current through the device was measured 
55 
via a Keithley 177 microvolt digital multimeter.  A graphical plot 
of the I-V characteristics was obtained by feeding the analog 
outputs from the multimeter and electrometer to the input terminals 
of a HP 7044A X-Y recorder. 
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Standard   RCA 
pre-furnace 
clean 
n epi on   p+<100> substrate 
L 
Masking   oxide 
1100°C wet O2(10 min) 
Phosph.. depsn. 
950 °C dry  N2(20min) 
X)5 = 20ii/D 
I 
Drive-in 
1100°C dry O, (10 min) 
I 
Masking   oxide 
1100°C wet O2(10 min) 
V-groove etch=7 4jm  deep 
X 
Field  oxide 
1100 °C wet O2(40 min), ^5000 A 
I 
Tunnel-oxide 
700 °C dry 0,(6-12 min) 
T 
^-6, Al depsn. (10" torr) 
remove Al+tunnel-oxide from  n+ 
Al depsn. (10~6torr) 
define final pattern 
T 
Fig. 3.3  Flow chart of the fabrication p-r-ocedure employed for 
the isolated 3-terminal MISS, i.e. with an n 
diffusion. 
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CHAPTER 4 
In this chapter the experimentally observed DC two-terminal 
characteristics of the isolated MISS is presented.  The I-V 
characteristics of non-isolated devices, labeled "N," are also 
discussed to bring out their substantially different behaviour 
from the isolated MISS devices fabricated under exactly the same 
conditions (see Chapter 3 for fabrication details). 
Figure 4.1 shows a schematic of the isolated MISS in cross- 
section defining the various parameters useful in qualitatively 
understanding the observed I-V characteristics.  It is important to 
note that the device current is considered positive flowing away 
from the cathode as shown in Fig. 4.1.  The reason for this con- 
vention is because the natural direction of current flow in the 
device is in this direction and adoption of the above convention 
helps eliminate a preponderance of negative signs in the writing of 
current-voltage equations. 
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4.1 EXPERIMENTAL CURRENT-VOLTAGE CHARACTERISTICS 
The experimental I-V curves for each set of devices are 
illustrated in Fig. 4.2.  For ease of comparison, the character- 
istics are divided into ON state and OFF  state. 
4.1.1 Effect of Junction Area 
From the OFF state characteristics shown in Fig. 4.2 it can be 
seen that the switching voltage, V , increases with increasing junc-" 
tion area A..  This trend is consistently observed independent of 
tunnel-oxide thickness, d  , or the material parameters of the sub- 
ox r 
strate.  It is also important to note that the non-isolated devices 
(designated as "N" in Fig. 4.2) from the "X" batch of wafers all 
switch at 6±0.25 V.  This value is in good agreement with that ob- 
tained via the "ideal" punch-through model proposed by Simmons et 
al. (4-1 to 4-3) (see Section 2.1) which, from the device parameters, 
is calculated using eqn. 2.6 to be' 6.5 V.  A further observation 
to be made from Fig. 4.2 is that the non-isolated device from set L3 
does not switch to the ON state even though punch-through is 
reached.  A physical explanation of this behaviour has been pro- 
vided in Section 2.3.1 in terms of the weakening of.the regenera- 
tive feedback mechanism which is responsible for the switching 
transition from the OFF to the ON state. 
In contrast to the switching voltage, the switching current, 
I , was found to be practically insensitive to changes in either 
the isolated p -n junction area or material parameters.  From the 
results presented in Fig. 4.2 it can be seen that, for a given d  , OX 
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I is essentially constant for all the isolated devices\ Of par- 
ticular interest are the device sets L3 and X3, which were fabri- 
cated on totally different substrates. 
The device parameters are listed below. 
Device No.   Material Parameters 
X3        n-epitaxial material of starting thickness 7.4 um and 
resistivity 10.8 Q,cm  grown on a p+<100> substrate 
of resistivity 0.005-0.01 ftcm. 
L3        n-epitaxial material of starting thickness 9.7 ym 
and resistivity 18.0 flcm grown on a p"*"<100> substrate 
of resistivity 0.06-0.12 ficm. 
To ensure identical tunnel-oxide characteristics, the two wafers 
were oxidized simultaneously in dry 0 at 700 C for 6 mins.  The 
important result to note is that I is constant for all the iso- 
lated devices in sets X3 and L"3 even though the OFF state currents 
and switching voltages differ substantially.  This result suggests 
that the switching current is determined solely by the character- 
istics of the 'tunnel-oxide. 
Another very important point to note from the results in 
Fig. 4.2 is that all the non-isolated devices (designated "N") 
switch at a much higher current than the corresponding isolated 
devices.  This can be attributed to enhanced minority carrier recom- 
bination in the junction depletion region and in the neutral epi- 
layer due to the current fringing effects described in Section 
2.3.L.  Essentially, this means that a larger device current is 
required to supply the critical value of injected hole current under 
the tunnel-oxide necessary to switch the device.  The observation 
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that a critical value of hole current, I .,  is necessary to switch 
PJ 
a device with a certain oxide thickness, d  , independent of 
junction area (or equivalently, constant I ), is of paramount 
importance in the determination of the switching criterion of 
the device.  A more detailed consideration of this observation is 
presented in Section 5.1. 
From the characteristics shown in Fig. 4.2, it is seen that for 
a given applied voltage the current through the device in the OFF 
state, I rx, scales to lower levels with increasing A..  In con- off & 3 
trast to this, the holding current in the ON state, I , increases 
ri 
with increasing junction area.  Furthermore, for a given tunnel- 
oxide thickness, the devices- share the same ON state characteristic 
regardless of A.. 
J 
4.1.2 Effect of Tunnel-oxide Thickness 
A comparison of both the ON and OFF state I-V characteristics 
shown in Fig. 4.2 reveals that all the device currents !„_„, I and OFF  s 
ITT scale to lower magnitudes with increasing d  , i.e., increasing H ° ox 
oxidation time.  The variation of I and ITT with d  are presented s     H      ox 
in Figs. 4.3 and 4.4, respectively. 
The experimentally observed dependence of the device para- 
meters I , V , ITT, VTT and I ,.,. on Tunnel-oxide thickness and p -n s  s  H'  H     off r
junction area are summarized in Table 4.1. 
4.2  DISCUSSION OF THE OFF STATE CHARACTERISTIC 
4.2.1 Effect of Junction Area A. 
_ j 
As discussed briefly in the previous section, for a given 
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applied voltage the OFF state current is seen to scale to lower 
levels for a corresponding increase in p -n junction area.  For 
the MISS device in the OFF state, electron current continuity 
requires that 
I - = I  + I   , (4.1) 
nt   rj   nj 
where the recombination current in the neutral epi-layer, I  , r
rn 
has been neglected since it is not significant for isolated devices 
in the OFF state (see Chapter 5), and 
I ^ = Electron tunnel current from metal to semiconductor 
nt 
conduction band, 
, • .  +   . I . = Recombination current in p -n junction, 
rj v 
and I . = Electron diffusion current in p substrate* 
nj 
The generation current in the deep-depletion region under the tun- 
nel-oxide has been omitted from eqn (4.1) since it is not signifi- 
cant for values of generation lifetime normally encountered in 
"device-grade" silicon.  All the current components flowing in 
the system are shown in the energy band diagram of the MISS pre- 
sented in Fig. 4.5. 
For the polarity of bias we are considering, the silicon epi- 
layer of the MIS diode is depleted (reverse-biased), so the applied 
voltage is primarily absorbed in the surface deep-depletion region. 
Thus, for the MISS device in the OFF state, we can write 
V = \p    +  K , (4. 2) 
s 
70 . ■' * 
Fm 
arrows  Indicate 
direction    of 
carrier flow 
Fp* 
ox 
Fig. 4.5 Energy band .diagram of the MISS device in the "OFF" 
state showing the current components flowing in the 
system. 
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where K. is a constant of magnitude 1-2 volts depending on oxide 
thickness, and \p    is the surface potential at the Si-SiO_ inter- 
face.  The above equation is valid only when the magnitude of the 
applied voltage is greater than approximately 1.5 V, which corres- 
ponds to the characteristic "knee" seen in all OFF state curves 
(see Fig. 4.2).  In actual fact, this point represents the applied 
voltage at which the semiconductor under the tunnel-oxide is at flat- 
band (4-4).  In other words, for applied voltage magnitudes less 
than 1.5 V the semiconductor surface is accumulated and all the 
voltage is dropped across the oxide and the p -n junction (i.e. 
V -  6  + V  + V., where d>  is the metal-semiconductor work 
ms   ox   j        ms 
function difference).  Beyond this point, the semiconductor surface 
is depleted and, consequently, any additional applied voltage is 
almost completely absorbed by the surface deep-depletion region. 
Under these conditions, eqn 4.2 is a good approximation with K = 
(b  + V  + V. staying essentially constant relative to ty  . Tms   ox   j   JO J Ts 
For the materials used in this study, the electron diffusion 
current is not significant since N >> N,.  Thus, we can rewrite 
v_        a    a 
eqn 4.1 as 
I  - I . (= A.J '.) . (4.3) 
nt   rj    j rj 
In other words, the electron tunnel current supplies the junction 
recombination current that biases the p -n junction.  The expression 
for I . is given by . 
rj 
n.       qV. 
'rj = V2"f"Wj eXp(2kT-> > (4'4> 
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where T, is the recombination lifetime in the p -n junction deple- 
tion region, and W. is the junction depletion width. 
For the following discussion, consider a MISS device (with 
a relatively small p -n junction area A.) biased in the OFF state 
at a particular value of applied voltage.  Under these conditions, 
an electron tunnel current, I ^, will flow in the device and bias 
nt' 
the p -n junction according to the relations iri eqns 4.3 and 4.4. 
If A. is now increased, then \p    will remain essentially constant 
(from eqn 4.2).  However, according to eqn 4.4, this same I  will 
induce a lower V. as A. is increased which, in turn, reduces the 
hole diffusion current across the p -n junction.  As a result, the 
hole concentration at the Si-SiO_ interface decreases.  Thus, the 
field in the oxide is lowered, resulting in a reduced I  which fur- 
nt 
ther decreases the junction bias.  The above process continues until 
steady-state is reached.  From the above discussion it can be 
concluded that, for a particular applied voltage, the induced 
junction bias decreases as p -n junction area increases. 
+ 
The total current flowing across the p -n junction is given by 
I = I . + I . + I . 
rj   pj   nj 
■ - I . + I . , (4.5) 
rj   pj 
since N >> N..  It is important to note that when the surface of 
ad 
the MIS is deep-depleted (OFF state), the neutral region between 
the edge of the surface depletion region and the junction depletion 
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edge is very much smaller than the diffusion length for holes in 
the epi-layer.  Hence, the hole diffusion current across the p -n 
junction is dominated by the component I ., flowing across region 
W.. (see Fig. 4.1).  Using the short-base diode approximation, 
I ... can be written as (4-5), 
PJ1 . 
2 
qA D  n.     qV. 
d n - 
2 
where A = W , and W is the width of the neutral region (see Fig. 
4.1). 
The results of eqns 4.2, 4.4, and 4.6 suggest that for a 
particular value of applied voltage we have: 
(i) i)     (and hence X, and W ) is essentially constant and inde- s d     n J 
pendent of A. (from eqn 4.2). 
(ii)  the induced junction bias decreases as A. is increased. 
(iii)  I ... (and hence the total device current), decreases with 
PJl 
increasing A.. 
The above conclusions are consistent with the experimentally ob- 
served reduction in OFF state current with increasing p -n junc- 
tion area (see Fig. 4.2). 
4.2.2 Effect of Tunnel-oxide Thickness d 
—;    '   — ._.....,     OX  
The experimental results shown in Fig. 4.2 indicate that the 
OFF state current decreases monotonically with increasing tunnel- 
oxide thickness for any given junction area^.  For""CtTe-MTS'S-"deviceT" 
an increase in oxide thickness has a two-fold effect: (i) for a 
74 
given applied bias it causes a decrease in the electron tunnel 
current, and (ii) this, in turn, induces a lower junction bias and, 
consequently, a smaller hole injection current across the p -n junc- 
tion.  Both these effects contribute to the lower currents seen 
forJthicker-oxide devices.  A more rigorous treatment involving 
the tunnel-oxide I-V equations is considered in the following 
chapter. 
4.3 THE SWITCHING POINT 
4.3.1 Effect of Junction Area on the Switching Current 
In Section 4.2.1 it was shown that, in the OFF state, changes 
in the applied voltage are absorbed primarily in the surface deple- 
tion region (see eqn 4.2). Hence, the higher the switching voltage 
the larger, will be the depletion width at the switching point. 
This larger depletion volume would result in a higher generation 
current.  If the generation current was a significant component 
of the switching current, then one would expect a higher I for 
devices with higher switching voltages.  This, however, was not 
observed.  The results presented in Fig. 4.2 give the switching 
current as being approximately constant (to within 0.2 yA) for de- 
vices with a particular oxide thickness, independent of junction 
area. 
If the switching current is related in any way to the area of 
the p -n junction then again one would see a variation in I for 
-4 2 
the various junction areas, which range from 0.64 x 10 cm to 
-4 2 4.84 x 10 cm .  From the above arguments it can thus be concluded 
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that the MISS switching current is dependent only on the tunnel- 
oxide characteristics. 
Further proof of the total oxide-controlled nature of the 
switching mechanism lies in the fact that devices made on com- 
pletely different materials but having the same oxide thickness (X3 
and L3), have essentially the same switching current. 
4.3.2 Effect of Oxide Thickness on the Switching Current 
From purely theoretical.arguments, Habib and Simmons (4-3) 
have shown that at the switching point the hole concentration at the * 
Si-SiO„ interface, p(0), is much greater than the equilibrium 
strong inversion concentration; i.e. p(0)»N,.  This implies that 
E„ , the metal Fermi level, approaches E (0), the conduction band Fm c 
edge at the silicon surface.  Alternatively, the following equation 
can be written 
EFm ^Ec(0) . (4.7) 
Using the above condition, and recognizing that the hole diffusion 
current, I ., is the dominant current in the system at switching 
PJ 
(borne out by calculations based on the model presented in Chapter 
5), the following equation can be derived: 
I.=I  =A  A* T2 2^3- exv(-Xh  d );.V=V  ,     (4.8). pj   pt   ox       N    r ^p ox     s 
where I   = hole tunnel current from silicon valence band to 
Pt 
metal, 
A   = Richardson constant, 
N   = density of states at the valence band edge, 
v 
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d   = tunnel-oxide thickness, 
ox ' 
Y   = tunnel-oxide barrier height for holes. 
This equation is valid at the switching point. 
It can be shown (see Section 5.2  ) that the p(0) required 
for switching decreases linearly with d  .  However, for the range 
ox 
of tunnel-oxide thicknesses studies (18-25 A), p(0) remains fairly 
constant and its weak dependence on d   is not sufficient to ex- 
ox 
plain the strong dependence of I  on d  .  However, the observed 
decrease in I with increasing d   can be attributed to the factor 
s °    ox 
exp(~x2 d ) appearing in eqn 4.8 . This stronger dependence of 
switching current on d is consistent with the experimental re- 
sults shown in Fig. 4.3. 
4.3.3.  The Switching Voltage 
As discussed in Section 4.2.1, the junction current flowing 
under the surface depletion region can be described by the short- 
base diode equation.  This is especially valid close to switching, 
since the neutral region, W , is typically less than 2 ym.  In addi- 
tion, since W is very much smaller than the lateral dimensions of 
n      
J 
the device structure, it would be expected that the injected hole 
current from this region would be the dominant component of the 
current reaching the Si-SiO interface (confirmed by calculations 
based on the model presented in Chapter 5). 
The hole current injected by the area A., directly under the 
tunnel-oxide is given by eqn 4.6.  Furthermore, in Section 4.2.1 it 
was determined that a larger junction area will lead to a lower bias 
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+ 
across the p -n junction, for a given surface potential.  Since 
I ,, is the dominant current flowing in the device at switching, pjl 
to a good approximation we can write 
1=1... (4.9) 
s ■ pjl 
Equations 4.6 and 4.9 suggest that, in order to reach the critical 
value of switching current, a device with a larger junction area 
requires a narrower neutral region.  This condition necessarily 
means that X, (or equivalently the voltage V ) is larger for devices 
with larger A..  The above conclusion is consistent with the ex- 
J 
perimentally observed increase in switching voltage with increasing 
isolation area. 
4.3.4 The Holding Point 
When the MISS device is in the ON state, it is characterized 
by a small device voltage due to a greatly reduced depletion region 
under the tunnel-oxide.  In point of fact, the depletion width is 
at its strong-inversion value (4-1,4-3,4-6) given by (4-5), 
d,inv  \ qNd / 
The device will remain in the ON state if the injected hole 
current reaching the interface, I ., is high enough to maintain the 
P1 
collapsed depletion region.  If I . falls below a critical value, 
then holes at the interface are drained through the oxide faster 
than the junction can supply them.  This lowering of hole concentra- 
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tion at the interface reduces the field in the oxide,, causing a 
decrease in the electron tunnel current which consequently re- 
duces the induced bias across the p -n junction.  This, in turn, 
decreases I . and thus a negative feedback mechanism is initiated 
PJ 
which causes the device to switch to the OFF state.  The total 
device current at which this transition occurs is defined as the 
holding current, I . 
rl 
At the holding point, in contrast to the situation at the 
switching point, the recombination current in the neutral epilayer 
is comparable to the injected hole current under the oxide.  This 
is a consequence of several factors (consider tunnel-oxide thick- 
ness* and area as being constant). 
(i) Since the holding currents are much greater than the 
switching current (see Fig. 4.2), the induced junction bias 
is substantially higher to supply the required device current. 
This is also verified experimentally by monitoring the 
junction voltage via the n contact (see Fig. 4.1). 
(ii) The depletion width is at X, .  , which decreases the injected r d,xnv J 
hole current contribution of the region directly under 
the oxide due to an increase in W  (see eqn 4.6). 
(iii) As a result of (i) and (ii), the contribution of hole 
diffusion current from the areas surrounding the tunnel-oxide 
is greatly enhanced. 
The importance of recombination in the neutral epi-layer when 
the device is in the ON state is clearly brought out by the fact 
r      '.'   ' 79 
that non-isolated devices have much higher holding currents (see 
Fig. 4.2).  Since the hole diffusion length in the epi-layer is of 
the order of the lateral dimensions of the isolation areas (^50 ym), 
we can expect the minority carrier recombination to be much 
greater in the non-isolated devices where current fringing occurs 
(4-7).  Thus the hole current that actually reaches the tunnel- 
oxide is much less than the hole diffusion current across the p -n 
junction; i.e., I . <K  I ..  Under these conditions, the critical 
pi    PJ 
level of hole current required to maintain the surface inverted 
requires a larger current flowing through the device.  This addi- 
tional current is due to the enhanced recombination in the epi- 
layer at the higher junction biases typical for the ON state. 
From the above discussion the following can be concluded: 
as isolated junction area is increased, the total device current 
at the holding point will be greater as a result of increasing re- 
combination current within the neutral epi-layer surrounding the 
tunnel-oxide.  This is in direct agreement with the experimental 
results presented in Fig. 4.4.  Furthermore, similar arguments to 
those in Section 4.3.2. can be used to adequately explain the decrease 
in holding current for an increase in tunnel-oxide thickness (see 
Fig. 4.4). ' 
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CHAPTER 5 
In this chapter the qualitative discussion of the D.C. two- 
terminal behaviour of the MISS presented in the preceding chapter 
is put on a more rigorous theoretical footing. 
The observation of a constant current I necessary to switch 
s        J 
the MISS is used to determine the switching criterion.  Further- 
more, on the basis of current-voltage relations for the tunnel- 
oxide the dependence of I and I on the tunnel-oxide thickness, 
S      H 
d  , has been adequately explained.  Finally, a two-dimensional 
model has been formulated to effectively predict the variation 
of the MISS parameters I , I and V with changes in the p -n 
s  H •   s 
junction area, A. . 
3 
It is worthwhile emphasizing again the sign convention for 
the current flowing through the MISS is chosen to be positive, flow- 
ing away from the cathode. 
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5.1  DETERMINATION OF THE SWITCHING CRITERION 
Figure 5.1 illustrates the energy band diagram of the MISS 
in the OFF state with the various current components flowing 
in the system.  As seen from the diagram, the MISS can essenti- 
ally be considered as a reverse-biased MIS tunnel diode in series 
with a forward-biased p -n junction.  Hence, the currents flowing 
in the system can be analyzed either by using the tunneling equa- 
tions for the oxide or the current-voltage equations for the p -n 
junction.  In the following discussion, we will consider the 
tunnel currents flowing in the MIS structure with a negative 
voltage applied to the metal electrode.  (Note:  The generation 
current occurring as a result of thermal generation within the 
depletion region under the oxide is not considered since it is 
negligible compared to other current components measured in MISS 
devices.) 
Using standard notation (see list of symbols), the electron 
tunnel current density flowing from the conduction band of the 
n-silicon to the metal in this Al/SiO„/n-Si structure is given 
by Card (5-1), as 
T    AVf  rE*»~Ec(0)^     /EFn(0)-Ec(°Nl  ■, -1/2.  , Jnt = A T jexpQ  kT   )  - exp^ jjexp (-Xn d^) , 
(5.1) 
where d  is in Angstroms.  The hole current density flowing from 
ox 
the valence band of the n-silicon to the metal is given by 
83 
arrows indicate 
direction   of 
carrier flow 
Fm 
"ox 
xd H*wniH 
■x. 
w 
Fig. 5.1 Energy band diagram of the MISS device close to 
switching with the electron and hole current 
components. 
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t - A T Jexp(_ JJ ) - exp^ j^-J'j 
1 v- 
Jpt -W -kT -K  j xp^^-jS exp(-x^/2dox). 
(5.2) 
From purely theoretical arguments, Habib and Simmons (5-2) 
have shown that at switching the hole concentration at the inter- 
face is much greater than the equilibrium strong inversion con- 
centration; i.e., p(0) >> N,.  This condition is analogous to 
E  (0) (the quasi-Fermi level for holes at the Si-SiO„ interface), 
being much closer to E (0) than to  E   (the metal Fermi level), 
as illustrated in Fig. 5.1.  Therefore 
,E (0)-E_ (0).      ,E (0)-E_ N 
exp(v k/P  )»exPCVkT Fm) ;  V%. (5.3) 
Using this inequality, eqn 5.2 can be written as 
V 
.      E (0)-E_ (0).     ,,, 
The hole concentration at the Si-SiO„ interface is related to 
the hole quasi-Fermi level at the surface by the equation 
E (0)-E  (0) 
p(0) = Ny expP ^ ). (5.5) 
Hence, eqns 5.4 and 5.5 yield the following relation between J 
and p(0):        * 
v 
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Since all I-V measurements were obtained by using a slow 
voltage ramp (essentially D.C.), the device remained in steady- 
state.  Hence the hole,current reaching the interface, I ., is 
pi. 
always equal to the hole current tunneling through the oxide, 
that is, 
I . = I _ (= A J J. (5.7) pi   pt    ox pt ' 
Furthermore, for the MISS device in the OFF state, recombination 
in the ^neutral epi-layer is negligible, hence I . is approximately 
equal to the hole diffusion current across the p -n junction. 
Thus, from eqn 5.7: 
I ".(= A J .) = I . . (5.8) pt   ox pt    pj 
From a detailed analysis of the experimental results pre- 
sented in Chapter 4, it was concluded that for a given tunnel- 
oxide thickness and area, an essentially constant value of I . is 
required to switch the device.  This critical value was determined 
to be independent of isolated junction area and. material para- 
meters, provided that N >> N, and junction recombination dominates 
over recombination in the neutral epi-layer.  From the above dis- 
cussion, and the expression for J  at switching given by eqn 
5.6, to a first approximation it can be concluded that for a given 
d  an essentially constant p(0) is present under the tunnel-oxide 
at the switching point. 
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5.2 SWITCHING CURRENT AND HOLDING CURRENT AS A FUNCTION OF OXIDE 
THICKNESS 
The experimental results presented in Chapter 4 indicate that 
the switching current decreases for increasing d  .  In the pre- 
ceding section, it was stated that p(0) >> N, at the switching 
point.  This implies that E  approaches E (0).  In Fig. 5.1, the 
separation between E„ and E (0) is represented by 6, where 
6 << E .  Hence, in writing the switching voltage relationship 
for the MISS,' to a good approximation E  can be considered to be 
at E (0) (i.e., 6 =  0).  Referring to the band diagram of Fig. 
5.1, the following voltage relationship can be written for the MIS 
diode at the switching point: 
Q 
<$>      + T2- + i|> = E_ - E_  ;  V = V . (5.9) 
ms  C    rs   Fm   F-n        s 
ox 
where E„ is related to the Fermi level in the p substrate by 
Fn 
the equation 
E^ = E,, + + V. Fn   Fp T   j 
As a consequence of p(0) >> N,? the inversion charge Q. is much 
greater than the depletion charge Q,; thus Q  - - (Q  + Q.) and 
eqn 5.9 becomes 
Q +Q.   " 
<j>  - ^S  X +^ = E_. - (E_ +•+ V.);  V=V  .      (5.10) 
ms   C        s   Fm    Fp^   j      s 
By considering the energy band diagram of Fig. 5.1, E  is related 
to E (X.) by 
v d 
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E_ - E (X.) = E + if>   ;  V=V (5.11) Fm   v  d    g  rs       s 
since 5 << E .  Using the above relation in eqn (5.10) gives 
+ms " -f^    "   <\<*J-\  +> + Eg " V   V=Vs-     (5-12) 
ox Fp J 
Measurement of the junction voltage at switching via the 
n contact showed that V. varied between 0.35 ± 0.02 V from de- 
J 
vices with one oxide thickness to another.  Hence (E (X,)-E  .)-V. 
Fp   J 
is essentially constant.  Furthermore, <f>  and E are both 
ms     g 
constant; thus eqn (5.12) leads to the important result that 
Q  + Q. 
SS
   
1
   constant;    V=V (5.13) C       ™" '       s 
ox 
that is, 
/ Qss^iX ( —p—i)d    constant ;  V=V  . (5.14) \  =-   / ox s 
ox 
If Q  is independent of d  , then Q. must decrease as d  in- 
ss ox      ^i ox 
creases to satisfy the above equality.  For the devices discussed 
in this paper, tunnel-oxide thickness varied from 18 A to 25 A 
which results in a relatively small variation of Q. (and hence 
p(0)) as given by eqn (5.14).  In other words, the change in oxide 
capacitance with d  is not sufficient to account for the variations 
- ox 
of switching current with oxide thickness observed in Chapter 4. 
The factor that strongly affects the dependence of I   (and hence 
I ) on d  is the exponential term in eqn (5.6),  Assuming x 
,1/2 
ox' * * *v     Cox' 
independent of dnv,   the factor exp(-y ' d^J)   rapidly decreases with 
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increasing oxide thickness.  Hence, from eqn (5.7), this suggests 
that the hole current required to switch the device also decreases 
rapidly with increasing d  , as observed experimentally (see 
Chapter 4).  Similar arguments may be used to explain the experi- 
mentally observed decrease in holding current with increasing 
oxide thickness. 
5.3 DERIVATION OF RELEVANT EQUATIONS FOR TWO-DIMENSIONAL MODEL 
Figure 5.2 shows the current components in the MISS device. 
According to the switching mechanism discussed in Section 5.3, for 
a given d  and A  switching from OFF to ON occurs when the in- &
     ox     ox        b 
jected hole current under the oxide reaches a certain critical 
v£iue.  Similarly, the device switches from ON to OFF when the 
injected hole current falls below that value required to sustain 
the inversion layer under the tunnel-oxide.  Thus, the important 
parameter to determine in any quantitative model for the device is 
the injected hole current reaching the Si-SiO„ interface, desig- 
nated as I .. px 
In deriving the model, several assumptions are made: 
(1)  The p , substrate is much more heavily doped than the nepi- 
layer, and consequently electron diffusion currents can 
be neglected.  In the experimental resulted presented in 
3 
Chapter 4, the N /N, ratio varied from 3 x 10 for "L" 
9.   CL 
4 
devices^to 5 x 10 for "X" devices. 
(ii) At low junction bias (which occurs in the OFF state) recombi- 
nation in the neutral epi-layer is negligible compared to 
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junction recombination (this is not necessarily true when 
the device is in the ON state (see Chapter 4).  As a conse- 
quence of using n epi-layer on p  substrates, a degrada- 
tion of recombination lifetime within the junction region 
will occur as a result of lattice mismatch between the heavily 
doped p  substrate and lightly doped n epi-layer.  This 
typically leads to an order of magnitude variation between 
recombination lifetime close to the junction and in the "bulk" 
of the epi-layer ( 5-3 ), resulting in junction recombination 
being dominant over recombination in the neutral epi-layer. 
To get an approximate value for the generation lifetime in 
the junction, the reverse bias I-V characteristics of the 
p -n junction was measured and the lifetime determined by the 
relation (5-4), 
n. qV. 
i i I . = q A. -z  W. «xp -7pr± 
83     J 2T. 2            2kT 
where I   .  is  the generation current  in p -n junction depletion 
oJ 
region, and 
T   is the generation lifetime in the junction, 
© 
and       W.  is the p -n junction-depletion width given by 
eqn (5.20). 
The value of T  obtained was ^0.1 us as compared to the typi- 
cal value of 1 us normally encountered in "bulk" epitaxial Si. 
The recombination lifetime, T., was assumed to be equal to T for 
computational purposes using the model presented later in this 
chapter. 
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(iii)  For mathematical convenience, a circular geometry is 
assumed in which tunnel-oxide area and junction area are 
considered as two concentric circles of areas which are 
equivalent to the actual areas used in fabrication, 
(iv)  The junction voltage V. is assumed constant across the 
whole area of the isolated region (modifications of this 
assumption are considered in Appendix E). 
The particular geometry used in the following analysis is 
schematically shown in Fig.5,3. The current-voltage equations 
for the p -n junction are derived using the short-base diode 
approximation for areas within one diffusion length of the tunnel- 
oxide (Regions I and II).  Elsewhere a long-base diode is assumed, 
(i)  Region I: 
This is the region directly under the tunnel-oxide.  For the 
device in the OFF state, the silicon under the oxide is deep- 
depleted and hence the depletion region extends into the n epi- 
layer.  Under these conditions, the effective area of the device 
is increased due to the lateral spread of the depletion region. 
2 
Thus the effective area A- is taken to be (L + 2X,) , where L is 
the side dimension of the tunnel-oxide area and X, is the surface d 
depletion width.  The equivalent radius of this region is defined 
as r = (L+2X,)//n\  Since the epi-layer thickness X << L ,  the 
diffusion length for holes, a short-base diode approximation is 
appropriate.  Hence the junction hole current contributed by area 
A, is given by 
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A    qV./kT 
I •.. = q D p  -^- (e 3       -1) , (5.15) pjl  H p 'no Wnl 
where A = (L + 2X )2, 
W T = width of neutral section in Region I, 
n± 
= X - W. - X. , 
e    3 d 
where W. is the p -n junction depletion width. 
(ii)  Region II 
This region covers the area in which the distance from the 
junction to the tunnel-oxide region is within one diffusion 
length, and extends from radius r  to r , where 
"  ' os 
L  , if r. > L  , 
P
   .f    
2
       T
P (5.16) 
s     r. , if r. < L  , 
3      3 P 
where r. is the equivalent radius of the isolated p -n junction 
1/2 (i.e., r. = (A./TT)   ).  Since all of this region is within one 
diffusion length of the tunnel-oxide area, it can be approximated 
by a short-base diode, with the added condition that the neutral 
distance between the tunnel-oxide area and the junction is a 
function of radius.  Hence the junction hole current contributed 
by Region II is given by 
94 
qV./kT rs dA 
I   .„  =  q D     p     (e     J       -1)   /       TT   /   N pi 2 p     no J       W   (r) rj t- r      n 
o 
qV./kT rs 0     , /■       j i \   r zurdr 
=  q D     p     (e     J       -1)   j 
P    no ro   [(x-W.)2+r2]1/2 e    j 
qV./kT 
2
^
DpPno(e    '       -lMy[(Xe"V 
+  (L+2X,)2/TT]1/2}   ,   if r.   >  L     . 
d J P 
qV /kT . 
2irq Dp pnQ(e    J       -1){ [A /ir+CX^W  )/]X/ 
(5.17) 
[(X -W.)2 +  (L+2XJ)2/TT]1/2>   ' e    j d 
if r.   < L     . 
J P 
(iii)     Region III 
This region exists only for Very large isolated junction 
areas, in which the distance between tunnel-oxide and tfee junction 
edge is greater than one diffusion length; i.e., r. > L . Within 
this area a long-base diode is assumed, and consequently I . - 
represents the hole recombination current within the neutral 
epi-layer which is expected to be significant for very large 
junction area devices.  Hence the junction hole current contri- 
buted by Region III is given by 
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qV /kT 
Xpj3= ((lVno/Lp)(e     -DtAj-irLp];  r. > . Lp.    (5.18) 
This current domponent does not ""contribute to the hole current which 
reaches the Si-SiO^ interface. 
Unlike the hole injection current discussed above, junction 
recombination current is uniform over the whole area of the isolated 
junction and is given by (5-4), 
qV./2kT 
I  = (q n± A Wj/2x1)(e J    -1) ,       (5.19) 
where x, is the recombination lifetime within the junction depletion 
region, and (assuming a one-sided abrupt junction) 
wj =   ir (♦a-v > (5-20) N
D 
where *„. is the built-in barrier potential of the p -n diode, 
calculated from 
<j>Bi= (2kT/q)Jln(Nd/ni) . (5.21) 
C 
The total junction current  is hence given by   (see Fig.   5.3), 
1 =  1   .  + I •.  + I   . PJ nj rj 
=1   .  + I   .   ,   since N     » N PJ rj ad 
=   (I   ..   + I   .. + I   .,,)  + I   .   , (5.22) pjl        pj2 pj3 rj 
and  the  total hole current  reaching  the Si-SiO„  interface  is 
I   .  = I   M  + I   .,   . (5.23) Pi PJl Pl2 
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From the previously derived equations for I  'and.I .„ 
PJl     PJ2 
(eqns (5.15) and (5.17)), the total hole current reaching the 
Si-SiO interface is a function of X and V..  In the following 
+ 
sections, the effect of p -n junction area on X. and V. in rela- 
d     j 
tion to the switching and holding points will be considered. 
5.4  RESULTS AND DISCUSSION 
5.4.1 The Switching Point 
From the detailed discussion presented in Section 4.1 it was 
concluded that the switching mechanism from OFF to ON state is 
completely determined by the properties of the MIS diode.  For a 
given d  and A , the experimentally measured switching current 
I is constant regardless of isolated p -n junction area (see 
Chapter 4).  From this result, three important conditions were 
concluded at the switching point for a given tunnel-oxide thick- 
ness and area: 
. (i)  the hole current reaching the Si-SiO_ interface, I ., 
is essentially constant, 
(ii)  the hole concentration at the Si-SiO interface, p(0), 
is essentially constant, 
(iii)  the metal Fermi level, E  , approaches the conduction 
band edge at the Si-SiO interface, E (0). 
The above conditions suggest that for a given d  and A , 
. ox     ox 
the electron tunnel current from metal to silicon conduction 
band is of the same order independent of the surface potential 
at switching.  Since recombination current in the neutral epi-layer 
«        97. 
is negligible compared to junction recombination current (see 
Section 5.3), and electron diffusion current can be ignored 
(since N » N,) , current continuity requires 
ad 
I  o. I . . (5.24) 
nt   rj 
This leads us to the conclusion that, at the switching point, 
devices with a different p -n junction area will have comparable 
junction recombination current.  From eqn (5.19), this suggests a 
logarithmic relationship between junction area and junction 
voltages of the form 
Vj;L = Vj2 + nVTiln(Aj2/Aj;L) , (5.25) 
where we define V = kT/q and n is a parameter used to generate 
the calculated curves in Fig. 5..4. 
5.4.1.1 Comparison between calculated and experimental results. 
Table 5.1 shows the switching voltage for each tunnel-oxide thick- 
ness for various p -n junction areas. The tunnel-oxide growth times 
were 6 min, 8 min, and 12 min at 700 C in dry oxygen. 
In order to verify the validity of our simplified model, 
an expression for the depletion width at switching must be formu- 
lated.  The voltage equation for the MISS is given by. 
OX     OX 
For a given d  , Q. is approximately constant at V=V  (see Section 
 ° o-x——i — s      ; 
5.2), hence the switching voltage is given by 
V * \b    +  K , (5.27) 
s  rs 
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Fig. 5.4 Comparison between experimental (full circles) and 
calculated curves of switching voltages as a function 
of isolated junction area.  The calculated curves 
have n as a parameter, which determines the logarith- 
mic variation of V. with area (see eqn (5.25)).  The 
best fit to experimental data is shown by the full 
lines. 100 
where K is a constant for a particular d  and is typically of r ox 
the order of 1 to 2 volts.  For increasing d  , K will increase 
ox 
due to a decrease in C  and an increase in Q. at switching (see 
ox 1 
Section 5.2).  A reasonable estimate for K can be obtained from 
the ON characteristics, since in this case xp does not change 
and is, in fact, the value for strong inversion (5-4).  Using the 
depletion approximation, the value for X, at switching is hence 
given by 
Xd=   iirWs-K|   ; V=Vs (5.28) 
d 
and the particular values of K used are shown in Fig. 5.4. 
The experimental and calculated values of V as a function of 
s 
isolated junction area are shown in Fig. 5.4.  The only parameter 
that is varied in the calculated curves is the value of n in 
eqn (5.25), which determines the logarithmic variation of V. with 
A. .  Essentially, the calculated curves were obtained by matching 
the V for the large junction area devices and hence determining 
X from eqn (5.28).  This is then used in eqns (5.15) and (5.17)- 
(5.19), from which V. at switching is determined by iterating 
until the total current equals the experimentally measured switch- 
ing current.  This particular value of V. for the large area 
device is then used in eqns (5.15) and (5.25) to determine the X, 
required for any other particular area device to achieve the same 
switching current.  Finally, V as a function of A. can then be 
calculated via eqn (5.28).  The particular physical and experi- 
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mental parameters used in the calculations are listed in Appendix 
D.  As can be seen in Fig. 5.4, the calculated functional relation- 
ship between V and A. is in good agreement with experimental 
results. 
5.4.2 The Holding Point 
At the holding point, all devices have the same surface poten- 
tial, which is simply that for strong inversion (5-5).  As dis- 
cussed in Section 5.1, for a given d  and A  , a constant hole 
ox     ox 
current reaching the interface, I ., is required to keep the 
device in the ON state (see Chapter 4).  In addition, as oxide 
thickness increases, a lower value of I . is required to keep px       i r. 
the device ON. 
The experimental and calculated results are shown in Fig.. 
5.5, for holding current as a function of junction area.  The 
calculated curves were generated by using I . as a parameter and 
hence calculating V. at the holding point via eqn (5.23), and 
eqns (5.15) and (5.17).  This particular value of V. is then used 
in the expression for the total current (eqn 5.22)) to calculate 
the holding current.  The physical and experimental parameters 
used in calculations are given in Appendix D. 
As can be seen from Fig. 5.5, the calculated I as a function 
ti 
of junction area is in good agreement with experimental data for 
all device oxide thicknesses and junction areas except for the 
largest junction area.  In this case, the simple model that has 
been used predicts a larger I„ than measured experimentally.  This 
rl 
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103 
discrepancy arises because of the assumption of constant junction 
voltage over the whole isolated junction area.  This does not 
affect the calculated results for the switching point (see Sec- 
tion 5.4.1) since the hole current immediately under the tunnel- 
oxide (I .,, eqn (5.15)) completely dominates all other components 
due to the small value of W ..  However, in the ON state, X, is 
nl d 
small and equal to the strong inversion value.  Under these con- 
ditions, the other current components become significant.  A 
simple derivation of V. variation with distance from the tunnel- 
3 
oxide is presented in Appendix E for an idealized case. 
Since V. is expected to change significantly only for large 
distances from the tunnel-oxide, its effect need only be con- 
sidered within Region III.  As a first approximation, V. is made 
to decrease linearly with distance (see Appendix E), and the 
calculated results for "flevices with 8 min tunnel-oxides, are pre- 
sented in Fig. E.2.  The curves in this diagram suggest better 
agreement with the experimental results than those depicted in 
Fig. 5.5.    Although the linear variation of junction voltage 
with distance is a gross over-simplification (see Fig. E.l), the 
curves shown in Fig. E.2 illustrate the fact that a constant V. 
3 
cannot be assumed for very large isolation areas.  However, for 
practical device structures (A  = p -n junction area) this effect r ox  r     , 
is not expected to be significant. 
~~~ 104 ^ 
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CHAPTER 6 
CONCLUSIONS AND RECOMMENDATIONS 
The isolated Metal-Insulator-Semiconductor-Switch (MISS) 
has been studied in detail.  The p -n junction area was limited 
using V-groove isolation.  It was observed that restricting the 
junction area caused the I-V characteristics of the MISS to 
change substantially.  The experimentally observed D.C. behaviour 
of the MISS and qualitative arguments explaining the I-V character- 
istics were presented in Chapter 4.  It was also seen that with 
increasing A., for the same tunnel-oxide thickness and area, 
(i)  the switching current,- I , remained essentially constant, 
an observation which helped determine the switching cri- 
terion. 
(ii)  The holding current, I„, increased, and 
n. 
(iii)  The switching voltage, V , also increased. 
o 
Furthermore, devices with various tunnel-oxide thicknesses 
<r 
were fabricated and their D.C. I-V characteristics studied.  It 
was observed (see Chapter 4 for details) that with increasing 
tunnel-oxide thickness, d  , 
ox 
(i)  the switching current I , decreased, 
s l 
(ii)  the holding current, I„, decreased, and H 
(iii)  both device currents in general, I CJ.  and I  , decreased. 
'  off     on 
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The holding voltage, V , however, increased slightly be- 
cause of the higher voltage that is dropped across a thicker 
oxide.  A two-dimensional model has been derived which adequately 
explains the variation of I and I.. with changes in junction 
S      H 
area, A.. 
J 
In Chapter 2 it was explained that decreasing the A /A. 
ox j 
< 
ratio would weaken the regenerative feedback mechanism to the 
extent that the MISS would not exhibit any switching behaviour. 
This makes it difficult to go down to tunnel-oxide dimensions of 
the order of 1 ym and still fabricate satisfactory switching 
devices.  A high packing density is, however, necessary if the 
MISS is to be commercially employed in memory applications. 
Isolating the p -n junction overcomes this problem and has other 
important advantages which are listed below. 
(i)  Junction isolation helps reduce the junction area, A., and 
hence allows us to go down to smaller values of tunnel-oxide area 
A  and still maintain an A /A. ratio large enough to allow ox ox j &     & 
switching. 
(ii)  Reducing A. strengthens the RFM and hence the device 
needs a smaller electron tunnel current, I  , to trigger switch- 
nt . 
ing.  This implies that devices with thicker tunnel-oxides would 
exhibit satisfactory switching characteristics.  Employing a 
thicker tunnel-oxide is extremely desirable because of its two-fold 
advantage. ■> 
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a) A larger, d  , lowers the device currents and thus 
ox 
reduces the power consumption in the device.  A low 
power dissipation is essential for successful fabri- 
cation of LSI memories using the MISS. 
b) As the thickness of the tunnel-oxide is increased, a 
higher reproducibility can be achieved in its fabri- 
cation. 
The isolation technique employed for our study was V-grooving. 
This obviously is not a very feasible method for commercial appli- 
cations as the V-groove itself consumes a large silicon surface 
area.  We propose a more acceptable way of limiting the junction 
area and making the device essentially one-dimensional.  The en- 
visaged device structure is shown in Fig. 6.1. 
A field oxide is either thermally gown or chemically de- 
posited on a p -substrate.  A window is then etched through the 
field oxide equal to the desired tunnel-oxide area and an n 
epitaxial silicon layer grown over the p -substrate.  Hence the 
field oxide helps isolate the n-epitaxial layer and therefore 
can also appropriately be called an isolation oxide.  The.inver- 
sion voltage of this oxide should be well known in order to 
assure the switching voltage of the MISS will be compatible with 
the needs of the circuit design.  However, minimizing the area 
of the electrode overlap reduces the influence of the isolation 
oxide, as well as the parasitic capacitances.  Furthermore, growing 
the epitaxial layer after the deposition of the field/isolation 
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tunnel-oxide 
epitaxial 
layer 
isolation 
oxide 
substrate 
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Fig.   6.1    Proposed  structure  for  the  isolated MISS  device. 
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oxide and employment of low-temperature processes thereafter will 
eliminate problems caused by the up-diffusion of p -substrate 
into the n-epilayer, improving the reproducibility of device 
behaviour. 
The MISS may be even further enhanced by using the comple- 
ment structure to the one studied in this thesis, the p/n epi- 
taxial-substrate combination, which will inherently possess all 
of the advantages characteristic of electron minority carriers, 
(i.e. higher mobilities, longer diffusion lengths, etc.).  How- 
ever, the major disadvantage of a MISS built on p-on-n silicon 
is that the area under the field oxide surrounding the device is 
normally inverted, which will cause much larger OFF state currents 
to flow through the device.  This problem, however, may be over- 
come by using technology employed for fabrication of ENHANCEMENT- 
MODE n-channel MOSFETs.  Also, other semi-insulators such as 
silicon nitride and polycrystalline ailicon may also exhibit 
advantages over and above that of silicon dioxide MISS devices 
and the tunnel-oxide technology.  Alternative isolation methods 
such as ion-bombardment to define current flow in desired direc- 
tions may also play an important part in the evolution of the 
MISS as a viable device. 
In conclusion, this thesis establishes beyond doubt the need 
for the fabrication of one-dimensional MISS devices to achieve lower 
power dissipation and higher reliability if the MISS is to be 
viewed as a superier alternative to present-day memory circuit 
elements. 
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'  APPENDIX A 
PRE-FURNACE CLEANING PROCEDURE 
Note:  (i)  Throughout all processing, silicon wafers were 
supported in Teflon wafer carriers, 
(ii)  All processes that involve boiling on the hot plate 
were carried out in pyrex or quartz containers, 
(iii)  All processes that involve HF acid were carried out 
in Teflon or polypropylene containers, 
(iv)  DI water used was > 10 Megohm-cm resistivity, and for 
final rinses > 14 Megohm-cm. 
(v) All chemicals used (except for initial organic 
solvent boils) were "Electronic" grade, 
(vi)  All DI water rinses, were repeated 6 times, and for 
final rinses at least 8 times, 
(vii)  Before trichloroethylene boils, care was taken to 
ensure that silicon wafers, wafer carrier and con- 
tainer were dry. 
I. Organic Solvent Boils (hot plate set at 500) 
i.  boil in trichloroethylene (5-10 mins.)      / 
2. boil in acetone (5-10 mins.) 
3. Boil in methanol (5-10 mins.) 
II. HF Etch 
1.  Dip in 10% HF to remove any oxide.  (Note:  10 sees, is 
usually sufficient; however, care must be taken not to 
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over^etch when oxide patterns are present on the wafer. 
The etching process can be monitored from the back of 
the wafers and is complete when the surface becomes 
hydrophobic). 
(2)  Rinse in DI (X6) 
III.  Organic Clean (hot plate set at 500) 
(1) Boil in 4:1:1 solution of Di':NH 0H:H 0  (10-15 mins) . 
(2) Rinse in DI (X6).. - 
IV.  Ionic Clean (hot plate set at 500) 
(1) Boil in 4:1:1 solution of DI:HC1:H 0  (10-15 mins.) 
(2) Rinse in DI (X6). 
V.  HF Etch 
(1) Dip in 10% HF for 10 sees. to remove any oxide grown 
during organic and ionic cleans.  (Note:  See previous 
comments on HF etch.) 
(2) Rinse in DI (X8). 
(3) Blow dry in N~ gas as soon as possible after the final 
DI rinse. 
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APPENDIX B 
SHIPLEY PHOTORESIST (PR) PROCEDURE 
Note:   (i)  Shipley PR was applied to the wafers as soon as 
possible after oxidation or metallization, 
(ii)  For etching of oxides, buffered HF etch was kept 
in polypropylene or Teflon container and wafers. 
were supported in Teflon carriers. 
I. PR Application 
(1) Place wafer front-face-up on PR spinner, switch on vacuum 
and apply several drops of Shipley PR (AZ 1350J) evenly 
over the whole wafer. 
(2) Spin at 4000 rpm for 20 sees. 
(3) Place front-face-up onto filter paper and pre-bake at 
80-85°C for 20 mins. 
II. PR Exposure and Development 
(1) Align wafer under appropriate mask and expose under UV 
lamp for 30 sees.  (Note:  UV lamp should be allowed to 
warm up for at least 10 mins before using.) 
(2) Place wafers in Teflon wafer carrier and develop for 45 
sees, in Shipley developer (1:5 mixture of AZ 351 and DI 
water) under conditions of continual stirring. 
(3) Rinse in DI (X4). 
(4) Rinse each wafer individually under DI water tap and blow 
dry in N_ gas. 
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(5)  Place wafers front-face-up onto filter paper and post-bake 
at 100-105°C for 20 mins. 
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APPENDIX C 
CLEANING PROCEDURE FOR ALUMINIUM 
The Aluminium to be used for evaporation was cut into sticks 
of length (V3 cms.) and cleaned by the following procedure before 
being loaded into the vacuum system. 
I.  ORGANIC SOLVENT BOILS 
(i) Boil in trichloroethylene (5-10 mins). 
(ii) Boil in acetone (5-10 mins). 
(iii) Boil in methanol (5-10 mins). 
(iv) Rinse in DI water (X10). 
II.  IONIC CLEAN 
Note:  This cleaning procedure is used to remove native 
A1_0„ from the surface and also etch a very thin layer of 
aluminium from the surface so that a clean fresh aluminium 
surface is obtained. 
(i)  Place the aluminium sticks in a very dilute solution of 
HC1:H 0_:DI water for about 2 minutes, 
(ii)  Rinse in DI water (X10). 
(iii)  Blow dry in N„. 
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APPENDIX D 
PHYSICAL AND EXPERIMENTAL PARAMETERS USED IN CALCULATIONS 
N,   =  4.2xl014, cm 3 d 
1. 
x 
1 ._ in10   -3 n_    =  1.45x10  , cm ^ 
2 -1 D =       15.5  cm    sec 
P 
x =3 ysec o , 
"1 _0-.-l—ysec—(measured—from—reverse- bias junction characteristics) 
X ='      4.4 ym 
e 
L 20 ym 
e =  1.036xlO~12F cm-1 
s 
KT/q =  VT = 0.0259 V 
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APPENDIX E 
JUNCTION VOLTAGE AS A FUNCTION OF RADIUS 
Referring to Fig. 5.4, for the region far from the centre 
of the device (r>r ), the carrier flow will be essentially hori- 
zontal.  The"incremental current dl flowing out from the area 
2TTr dr (see inset of Fig. E-l) , is given by 
V (r)/V 
 ^H_=_j—e~J ^-Zmr-dr-r— (E-l)- 
where J = q D p /L .  By integrating over the region from r 
o     p rno p ° s 
to r, the current at radius r is given by 
r       r        V (r)/V 
I(r) = /  dl = / 27Tr JQ e m    T dr .     (E-2) 
r      r 
s       s 
The voltage increment due to current I(r) is 
dVj = I(r)dR = I(r) 2grd^  , (E-3) 
where p is the resistivity of the material and X is the epi- 
layer thickness.  From eqns (E-2) and (E-3): 
dv
-  w \n ^  -i  r    V.(r)/Vrp 
dr  2lrX    X r >     Jo e        r dr*     QE U) 
e    e   r 
s 
Differentiating eqn (E-4): 
d2V     dV   p     V (r)/V 
—o1 + -1-L = S-J  eJ     l   . (E-5) 
, 2 ■  r dr   X  o dr e 
Equation (E-5)can be solved numerically and a typical set of 
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computed results is shown in Fig." E-l for different boundary- 
conditions. 
For the situation we are considering, the boundary conditions 
are not known, thus a simple approximation is used; for the region 
r ^  r  the junction voltage is assumed constant, and for r > r 
s s 
the junction voltage is assumed linearly decreasing with radius. 
Hence we can express V.(r) as 
V.(r) = V.  - V. (r-r )M ;     r > r  , (E-6) 
J      jo   30   s s 
where M is the slope of V.(r) and V.  is the junction voltage 
within the region r < r .  The expressions for I .,, I .„ and 
~" 
s
,   ' PJl  PJ2 
I . do not change and are given by eqns (5.15), (5.17), and 
(5.19), respectively; however, the expression for I ._ needs to 
PJ3 
be modified.  Using eqn (E-6), we have 
r. 
I   .     =   (q D    p     /L )  /       2irr  exp Tv.   (l-M(r-r  ))/VnT\dr pj3 P    no    p    Jr v L 3° s"     Tj 
s 
r. 
=   (2TT  q Dp PnQ/Lp)   exp^Vjo(l+Mrs)/VT^/    rexp(-VJQMr/VT)dr 
s 
-V.  M 
x27Tq D    p     \ r "Vq,      r- jo        v 
, -V.   M      v v   V_\or        -V.   M     v ,-V.   M     Oil 
(E-7) 
Using  the above expression for I   ._,   the dotted curves  in Fig. 
E-2 were calculated for various values of M. 
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0-35 
0        50       100      150      200   250 
Distance , r-r; ,(>um) 
Fig. E-l Junction voltage variation as a function of distance 
for the circular geometry shown in the inset.  These 
curves were calculated by numerically integrating 
eqn (B-5) with the following boundary conditions 
at r = 250 un: dV. 
curve (a): V. = 0.4 V, ^-^ = 3 dr 
dV 
1.0 V/cm, 
curve (b): V.. = 0.4 V, -~*- = -  0.5 V/cm, 
dV, 
curve (c): V. = 0.4 V, , J dr 
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1 _ 
= - 0.3 V/cm. 
2b 
Device  set   X4 
.___Dxidn: 8 min (700 °C) 
< 20 
b 
+-> 
C 
<D 
L. 
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-   j^i 
^^^   ^-M=15Vcrrr1 
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en 
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O 
5 Aox=20x20 -urn2 
0 i             ii             i             i 
v 
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Isolated   Junction   Area , A} l(x10"4cm2) 
Fig. E-2 Comparison between experimental (full circles) and 
calculated curves of holding current as a function 
of isolated junction area with M as a parameter. 
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